Sanyam Saumay

Software Engineer

Hyderabad, Telangana, India4 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in Digital IC Design and Timing Sign off.
  • Strong foundation in Microelectronics from BITS Pilani.
  • Progressed from intern to Senior Engineer at AMD.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Digital IC Design.

Contact

sanyamsaumay@gmail.comLinkedIn

Skills

Other Skills

Digital IC DesignDigital ElectronicsStatic Timing AnalysisCadence VirtuosoVerilogLTSpiceXilinx VivadoSynopsys Primetime

About

My core interest areas are primarily in Timing Sign off and Physical design.

Experience

4 yrs 4 mos
Total Experience
2 yrs 2 mos
Average Tenure
3 yrs 1 mo
Current Experience

Amd

3 roles

Senior Silicon Design Engineer

Promoted

Dec 2025 – Present · 4 mos

Silicon Design Engineer 2

Jul 2023 – Nov 2025 · 2 yrs 4 mos

Intern

Jan 2023 – Jun 2023 · 5 mos

Birla institute of technology and science, pilani

Teaching Assistant

Sep 2021 – Dec 2022 · 1 yr 3 mos

Education

Birla Institute of Technology and Science, Pilani

ME — Microelectronics

Jan 2021 – Jan 2023

Birla Institute of Technology and Science, Pilani

Master of Engineering - MEng

Aug 2020 – Sep 2020

Stackforce found 100+ more professionals with Digital IC Design & Digital Electronics

Explore similar profiles based on matching skills and experience

Abhinav Singh

Abhinav Singh

SoC Verification Engineer

at AMD

Delhi, India2 yrs 7 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Mounika Neerasa

Mounika Neerasa

CPU Physical Design Intern

at Intel Corporation

Warangal, India6 mos exp
Anurag Biswal

Anurag Biswal

Research And Development Engineer-1

at Synopsys Inc

Bhubaneswar, India2 yrs 11 mos exp
Fusion CompilerVLSI
Vikas Chauhan

Vikas Chauhan

Senior Silicon Design Engineer

at AMD

Greater Delhi Area, India3 yrs 8 mos exp
Shridhar Alure

Shridhar Alure

Staff Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs 8 mos exp
Physical DesignVLSI
Abhishek Agrawal

Abhishek Agrawal

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 4 mos exp
Ashish Bachute

Ashish Bachute

System Design Engineer 2

at AMD

Hyderabad, India1 yr 10 mos exp
Systems DesignApplication-Specific Integrated Circuits (ASIC)
Shreya Gupta

Shreya Gupta

Senior Design Verification Engineer - GPU

at Intel Corporation

Delhi, India4 yrs 9 mos exp
SystemVerilogFunctional CoverageComputer OrganizationArchitecture