Rucha Joshi

Software Engineer

Bengaluru, Karnataka, India7 yrs 5 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced SoC Design Engineer at Intel Corporation
Strong expertise in RTL Design and Verification
Proficient in C, C++, and Python programming

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL and SoC development.

Contact

Skills

Core Skills

System On A Chip (soc)Rtl Design

Other Skills

C (Programming Language)TeamworkVerification and Validation (V&V)Emulationsoc validationSemiconductorsRTL VerificationRTL CodingRTL DevelopmentC++Python (Programming Language)

Experience

7 yrs 5 mos

Total Experience

3 yrs 8 mos

Average Tenure

6 yrs 7 mos

Current Experience

Intel corporation

2 roles

SoC Design Engineer

Sep 2019 – Present · 6 yrs 7 mos

C (Programming Language)TeamworkVerification and Validation (V&V)System on a Chip (SoC)Emulationsoc validation+7

Soc Development Intern

Jul 2018 – Sep 2019 · 1 yr 2 mos

Encon systems international - india

Trainee project engineer

Aug 2016 – Jun 2017 · 10 mos · Gurgaon, India

Education

Vellore Institute of Technology

Master of Technology - MTech — Embedded Systems

Jan 2017 – Jan 2019

Savitribai Phule Pune University

Bachelor of Engineering - BE

Jan 2012 – Jan 2016

Tagore International School , Gurgaon

Stackforce found 100+ more professionals with System On A Chip (soc) & Rtl Design

Explore similar profiles based on matching skills and experience

Aditya Verma

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 7 mos exp

Sai Charan Reddy

Senior Lead Engineer

at Logic Fruit Technologies

Chittoor, India5 yrs 9 mos exp

RTL DevelopmentPCIeStatic Timing AnalysisVHDL

Akhil Yakkala

Senior silicon Design Engineer

at AMD

West Godavari, India4 yrs exp

Field-Programmable Gate Arrays (FPGA)Verilog

Priyabrata Kundu

Director of Engineering

at Intel Corporation

Bengaluru, India33 yrs 10 mos exp

SemiconductorsSoCFunctional VerificationEmbedded Systems

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Amitava Mitra

Deputy Director

at MediaTek

Bengaluru, India23 yrs 11 mos exp

Static Timing AnalysisSTA team leadership

SHAMBHUROHITH KUMAR B N

Senior Application Specific Integrated Circuit Engineer

at NVIDIA

Bengaluru, India3 yrs 8 mos exp

RTL CodingRTL Verification

Manoj Tiwari

Principal Design Engineer

at AMD

Bengaluru, India21 yrs 9 mos exp

Physical DesignASIC