Priya Ranjan Gupta

CTO

Noida, Uttar Pradesh, India21 yrs 8 mos experience
Highly Stable

Key Highlights

  • 14 years of experience in DFT methodology.
  • Expertise in Integrated Circuit Design.
  • Currently a Principal Member of Technical Staff at AMD.
Stackforce AI infers this person is a semiconductor design expert with extensive experience in DFT methodologies.

Contact

LinkedIn

Skills

Other Skills

DFTIntegrated Circuit Design

About

Design engineer having 14 years of experience in defining and executing DFT methodology, in the IC design cycle.

Experience

21 yrs 8 mos
Total Experience
5 yrs 4 mos
Average Tenure
4 mos
Current Experience

Amd

Principal Member of Technical Staff

Dec 2025 – Present · 4 mos

Qualcomm

Senior Staff Engineer

Jun 2018 – Dec 2025 · 7 yrs 6 mos · Noida Area, India · On-site

Synopsys inc

Senior Application Consultant

Jul 2015 – Jun 2018 · 2 yrs 11 mos · Noida

Freescale semiconductor

Staff Design Engineer

Oct 2010 – Jun 2015 · 4 yrs 8 mos · Noida Area, India

Texas instruments

2 roles

Senior Design Engineer

Promoted

Jun 2006 – Oct 2010 · 4 yrs 4 mos · Bengaluru Area, India

Design Engineer

Jul 2004 – Jun 2006 · 1 yr 11 mos · Bengaluru Area, India

Education

Netaji Subhas Institute of Technology (NSIT )

BE — Electronics and Communication

Jan 2000 – Jan 2004

Delhi College of Engineering

Stackforce found 100+ more professionals with DFT & Integrated Circuit Design

Explore similar profiles based on matching skills and experience

Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India29 yrs 11 mos exp
VLSIMixed Signal
Manoj S M

Manoj S M

DFT Intern

at MediaTek

Bengaluru, India9 mos exp
Very-Large-Scale Integration (VLSI)Physical Design
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 3 mos exp
Srikanth Puvvada

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp
AS

Amit Sharma

Sr Director, Program Management

at Qualcomm

Bengaluru, India25 yrs 7 mos exp
Prasad Pothuri

Prasad Pothuri

Director of Engineering

at Intel Corporation

India19 yrs 5 mos exp
Nitin Gupta

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 5 mos exp
Bhanuprakash G V

Bhanuprakash G V

Silicon Engineer

at Meta

Austin, United States22 yrs 2 mos exp
Static Timing AnalysisPhysical DesignSOC DesignTiming ClosureTiming Analysis