Srikanth Puvvada

CEO

Bengaluru, Karnataka, India25 yrs 2 mos experience

Highly Stable

Key Highlights

Senior Architect with extensive SoC design experience.
Proven leadership in digital SoC development.
Expertise in RTL design and functional verification.

Stackforce AI infers this person is a highly experienced professional in VLSI and ASIC design.

Contact

Skills

Other Skills

ASICDFTEDAFunctional VerificationIntegrated Circuit DesignLogic SynthesisLow-power DesignNCSimPhysical DesignRTL designSoCStatic Timing AnalysisSystemVerilogTiming ClosureVLSI

Experience

Krutrim

Senior Architect

Jul 2023 – Present · 2 yrs 8 mos · Bengaluru, Karnataka, India · On-site

Intel corporation

Sr director

Nov 2014 – Jun 2023 · 8 yrs 7 mos · Bengaluru, Karnataka, India

Ericsson

Director, Digital SoC Development, Modems

Aug 2013 – Nov 2014 · 1 yr 3 mos · Bengaluru, Karnataka, India

St-ericsson india pvt ltd

DSE SoC India Manager

Aug 2010 – Aug 2013 · 3 yrs · Bengaluru, Karnataka, India

Qualcomm india pvt ltd

staff engineer

Jan 2010 – Aug 2010 · 7 mos

Texas instruments

3 roles

senior design engineer

Jul 2001 – Jan 2010 · 8 yrs 6 mos

Lead Engineer

Jul 2001 – Jan 2010 · 8 yrs 6 mos

Senior Design engineer

Jan 2001 – Jan 2010 · 9 yrs

Education

Indian Institute of Technology, Kanpur

Master of Technology (MTech) — Microelectronics and VLSI

Jan 1999 – Jan 2001

RVR&JC college of engineering, Guntur

B.Tech — Electronics and Communication

Jan 1995 – Jan 1999

Narayana

Jan 1993 – Jan 1995

Stackforce found 100+ more professionals with ASIC & DFT

Explore similar profiles based on matching skills and experience

Sai Karthik Madabhushi

Principal Applications Engineer

at Synopsys Inc

Wembley, United Kingdom22 yrs 8 mos exp

Formal VerificationPre-salesAssertion Based VerificationRTL Design

Nitin Gupta

Senior Design Verification Engineer

at Renesas Electronics

United Kingdom12 yrs 5 mos exp

Mohd Adil Khan

Principal Engineer (SOC Architect)

at Synopsys Inc

Noida, India17 yrs 3 mos exp

Mayank Parasrampuria

Full Chip DFT & Logic Design Engineer

at Google

Bengaluru, India13 yrs 9 mos exp

ATPGDFT MethodologyLogic Design

Thennavan Balu

Senior Staff Engineer

at Infineon Technologies

Chennai, India0 mo exp

Megha Goswami

Senior DFT Engineer III

at NVIDIA

Bengaluru, India15 yrs 3 mos exp

DFTMemory BISTScan DesignVLSIVerification

Ravish Sunny

Senior Principal Engineer, Physical Design

at Marvell Technology

Westborough, United States18 yrs 6 mos exp

Mixed-Signal IC DesignSOC Design

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 5 mos exp