Supratim Saha

Software Engineer

Bengaluru, Karnataka, India8 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Static Timing Analysis and Constraint Design.
  • Proven track record in wireless industry engineering roles.
  • Strong educational background in VLSI Design.
Stackforce AI infers this person is a Wireless Industry Engineer specializing in VLSI and ASIC design.

Contact

Skills

Core Skills

Static Timing AnalysisConstraint AnalysisLogic Synthesis

Other Skills

TCL scriptingTiming analysisDigital IC DesignLow-power DesignApplication-Specific Integrated Circuits (ASIC)SimulationsVLSIDebuggingVery-Large-Scale Integration (VLSI)ASICAnalog Circuit DesignSystem on a Chip (SoC)VerilogVHDLMicrosoft Office

About

Experienced Engineer with a demonstrated history of working in the wireless industry. Skilled in Static Timing Analysis (STA), Synthesis, Low-power signoff. Strong engineering professional with a Master of Technology (M.Tech.) focused in VLSI DESIGN from Indian Institute of Engineering, Science and Technology, Shibpur.

Experience

8 yrs 10 mos
Total Experience
2 yrs 11 mos
Average Tenure
3 yrs 8 mos
Current Experience

Amd

MTS Silicon Design Engineer

Aug 2022Present · 3 yrs 8 mos · Bengaluru, Karnataka, India · Hybrid

Static Timing AnalysisConstraint Analysis

Intel corporation

SoC Design Engineer

Jun 2019Jul 2022 · 3 yrs 1 mo · Bengaluru, Karnataka, India

  • STA engineer. Work includes converging internal and interface timing for subsystems and writing partition level constraints. Required to write TCL scripts for Primetime to analyze timing models of large subsystems. Closely works with the PD / DFx / RTL team for timing signoff.
Constraint AnalysisStatic Timing Analysis

Qualcomm

Engineer

Apr 2017May 2019 · 2 yrs 1 mo · Bengaluru, Karnataka, India

  • Logic Synthesis, Constraint Design and Signoff, STA, LEC, CLP
Constraint AnalysisStatic Timing AnalysisLogic Synthesis

Mediatek

Synthesis and STA Engineer

Jan 2017Mar 2017 · 2 mos · Bengaluru, Karnataka, India

Synopsys inc

Graduate Technical Intern

Jan 2016Dec 2016 · 11 mos · Bengaluru, Karnataka, India

  • ASIC Digital Design intern working on USB 2.0

Education

Indian Institute of Engineering, Science and Technology, Shibpur

Master of Technology (M.Tech.) — VLSI DESIGN

Jan 2014Jan 2016

Heritage Institute of Technology

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2010Jan 2014

Stackforce found 100+ more professionals with Static Timing Analysis & Constraint Analysis

Explore similar profiles based on matching skills and experience