PRAHALAD K R

Software Engineer

Bengaluru, Karnataka, India1 yr experience

Key Highlights

  • Over 5 years of experience in RTL Design.
  • Expertise in Digital IC Design and Verification.
  • Strong educational background in VLSI Design.
Stackforce AI infers this person is a skilled ASIC Design Engineer with a focus on RTL Design in the semiconductor industry.

Contact

naamprahalad@gmail.comLinkedIn

Skills

Core Skills

Rtl DesignDigital Ic Design

Other Skills

VerilogPython (Programming Language)Verification and Validation (V&V)Physical DesignTroubleshootingVery-Large-Scale Integration (VLSI)LabviewMATLABCOMSOLPagemakerFunctional VerificationVersion ControlRTL VerificationSynopsys PrimetimeVerdi

About

5+ years of experience in RTL Design in various companies

Experience

1 yr
Total Experience
1 yr
Average Tenure
--
Current Experience

Mediatek

RTL DESIGN ENGINEER

May 2018 – Jun 2019 · 1 yr 1 mo · BANGALORE · On-site

  • RTL Design
Digital IC DesignVerilogRTL Design

Education

Manipal Institute of Technology

Master of Technology - MTech — INSTRUMENTATION AND CONTROL SYSTEMS

Jan 2010 – Jan 2012

School of Information Science, Manipal

Master of Engineering - MEng — VLSI Design

Jan 2017 – Jan 2019

Cochin University of Science and Technology

Bachelor of Technology (BTech)

Jan 2005 – Jan 2009

Stackforce found 100+ more professionals with Rtl Design & Digital Ic Design

Explore similar profiles based on matching skills and experience

RL

Rushikesh Landge Patil

Physical Design Engineer

at Syntiant Corp.

Bengaluru, India2 yrs 9 mos exp
Very-Large-Scale Integration (VLSI)
Sahil Srivastava

Sahil Srivastava

SoC Design Intern

at Intel Corporation

Delhi, India0 mo exp
DFTElectronic EngineeringDigital Electronics
Neha Bajaj

Neha Bajaj

Power Management IP Architecture Lead

at Google

San Diego, United States19 yrs 2 mos exp
Aswin Kavali

Aswin Kavali

Volunteer

at Vidyakshetra Vidyapeeth

Hyderabad, India12 yrs 9 mos exp
System ValidationAutomation
Aneek Jash

Aneek Jash

Circuit Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 9 mos exp
Dynamic SimulationStandard Cell Design
Pramathesh Trivedi

Pramathesh Trivedi

Staff Engineer

at Qualcomm

Bengaluru, India9 yrs exp
Fabric DevelopmentDesign for debug (DFD)
Shankar Prasad (Agrawal)

Shankar Prasad (Agrawal)

IP RTL Design

at NXP Semiconductors

Bengaluru, India9 yrs 10 mos exp
MicroarchitectureRTL CodingRTL DevelopmentSystem Architecture
Jayprakash Y.

Jayprakash Y.

Sr. Engineer

at MediaTek

Prayagraj, India1 yr 11 mos exp