NISHTHA RAI

Software Engineer

South Delhi, Delhi, India10 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI and Physical Design for advanced technology nodes.
  • Proficient in Static Timing Analysis for cutting-edge chips.
  • Strong background in data backup solutions and client interactions.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and Static Timing Analysis.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Physical DesignData Backup

Other Skills

Static Timing AnalysisSymantec NetbackupStorageComputer Network OperationsMatlabMicrosoft OfficeSQLVisual C++VMwareMicrosoft WordArcserveBackup ExecNetbackupCoding LanguagesMicroprocessors

About

Working with SOC Physical Design team for peripherals on cutting edge technology node 3nm, 4nm, 5nm, 7nm, 8nm etc. Working on Physical designing of the several IPs using tools like Innovus & ICC. Also working in STA domain.

Experience

10 yrs 6 mos
Total Experience
5 yrs 3 mos
Average Tenure
7 yrs 10 mos
Current Experience

Qualcomm

2 roles

Senior Lead Engineer

Promoted

Nov 2022 – Present · 3 yrs 6 mos

Very-Large-Scale Integration (VLSI)Physical DesignStatic Timing Analysis

Senior Engineer

Jul 2018 – Present · 7 yrs 10 mos

  • Physical Design Engineer in SoC Design team
  • Static Timing Analysis on 7nm chip
Physical DesignStatic Timing Analysis

Intel corporation

Intern

Jul 2017 – Jun 2018 · 11 mos · Bengaluru, Karnataka, India

  • Physical design engineer
Physical Design

Indraprastha institute of information technology, delhi

Teaching Assistant

Jan 2017 – Apr 2017 · 3 mos · New Delhi Area, India

  • Teaching Assistant for Introduction to Engineering Design

Csc

Associate System Engineer

Oct 2013 – Jun 2016 · 2 yrs 8 mos · Noida, Uttar Pradesh, India

  • Data Backup Engineer working on Symantec Netbackup on Windows servers.
  • Working with multiple UK based clients with constant interaction with clients.
Data BackupSymantec Netbackup

Education

Indraprastha Institute of Information Technology, Delhi

Master of Technology - MTech — VLSI and Embedded Systems

Jul 2016 – Jun 2018

Guru Gobind Singh Indraprastha University

Bachelor of Technology (BTech) — Electronics and Communications Engineering

Jan 2009 – Jan 2013

Birla Vidya Niketan, Pushp Vihar

High School — 12th

Jan 2008 – Jan 2009

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Physical Design

Explore similar profiles based on matching skills and experience

himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp
ASICEmbedded SystemsVLSI
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp