P

Praveen Tiwari

Director of Engineering

Bengaluru, Karnataka, India19 yrs 11 mos experience
Highly Stable

Key Highlights

  • Two decades of experience in front-end design and verification.
  • Expert in architecture modeling and system validation.
  • Strong customer collaboration and mentoring skills.
Stackforce AI infers this person is a semiconductor engineering expert with a strong focus on design verification and system validation.

Contact

Skills

Other Skills

EDAASICTCLVerilogH.264Formal VerificationSoCFunctional VerificationPower ManagementPerlVHDLSemiconductorsDebuggingFPGAIntegrated Circuit Design

About

About two decades of proven experience in front-end design and verification across technical execution, customer collaboration & success, people mentoring & management. A decent amount of everything in the entire front-end design and verification spectrum - Architecture Modeling and Exploration, High-Level Synthesis, System C & TLM modeling for early SW development, RTL Design Verification, Pre-Silicon Validation (In-Circuit Emulation, Simulation Acceleration), Power and Performance Analysis. Well versed with Image and Signal processing, Machine Learning and Neural Networks and the deep computations behind it (Processor and Accelerator based). Long and strong experience in working with customers (design houses) on Design Verification and System Validation, driving customer success, up-skilling the team. Successfully led and executed several complex projects, growing technology footprint and adoption of newer technology and solutions. Solution centric approach to address design verification problems of the top-of-the-line semiconductor and system design houses. Mentoring people on the team (and adjacent) and on the projects, helping them grow technically, become more rounded professional.

Experience

19 yrs 11 mos
Total Experience
5 yrs 3 mos
Average Tenure
4 yrs 1 mo
Current Experience

Synopsys inc

2 roles

Sr Director, Solutions Engineering

Feb 2024Present · 2 yrs 3 mos · Bengaluru, Karnataka, India

Director, Engineering

Apr 2022Feb 2024 · 1 yr 10 mos · Bengaluru, Karnataka, India

Cadence design systems

5 roles

Solutions Director (Silicon Engineering)

Jul 2021Apr 2022 · 9 mos

  • Silicon Engineering Team
  • Architecture & Performance Modeling
  • IP/Subsystem/SoC Verification & Validation

Sr. Solutions Manager (Silicon Engineering)

Promoted

Oct 2017Jun 2021 · 3 yrs 8 mos

  • Silicon Engineering Team
  • Architecture & Performance Modeling
  • IP/Subsystem/SoC Verification & Validation

Sr. Principal Solutions Engineer

Jul 2017Sep 2017 · 2 mos

Principal Applications Engineer

Jul 2013Jun 2017 · 3 yrs 11 mos

  • Pre-sales, Technology proliferation and growth
  • High-Level Synthesis, Design Verification, System Validation

Lead Applications Engineer

Nov 2010Jun 2013 · 2 yrs 7 mos

Mentor graphics

Lead Member of Technical Staff

Oct 2009Nov 2010 · 1 yr 1 mo

  • Product Specialist Group, Emulation

Interra systems

3 roles

Lead Engineer

Jul 2009Sep 2009 · 2 mos

  • High-Level Synthesis/design of Video IPs
  • Design Verification
  • Image/Video Processing, Smoothening, Noise Reduction

Senior Member of Technical Staff

Promoted

Jul 2007Jun 2009 · 1 yr 11 mos

Member of Technical Staff

Jul 2005Jun 2007 · 1 yr 11 mos

Education

Indian Institute of Technology, Kanpur

B.Tech — Electrical and Electronics Engineering

Jan 2001Jan 2005

Stackforce found 100+ more professionals with EDA & ASIC

Explore similar profiles based on matching skills and experience