P

Parth Shah

Product Engineer

Mumbai, India7 yrs 10 mos experience
Highly Stable

Key Highlights

  • Led electrical subsystem for competitive racing team.
  • Designed innovative battery management systems.
  • Acquired sponsorships for engineering projects.
Stackforce AI infers this person is a Design Verification Engineer with expertise in Automotive and Electrical Engineering.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)Electrical EngineeringBattery Management Systems

Other Skills

Electrical WiringC (Programming Language)SpecmanC++Lithium-ion BatteriesElectric Vehicles

Experience

7 yrs 10 mos
Total Experience
2 yrs 10 mos
Average Tenure
2 yrs 1 mo
Current Experience

Microsoft

Design Verification Engineer

Apr 2024 – Present · 2 yrs 1 mo · Bengaluru, Karnataka, India

Texas instruments

Digital Design Verification Engineer

Jul 2020 – Mar 2024 · 3 yrs 8 mos · Bangalore Urban district, Karnataka, India

SystemVerilogUniversal Verification Methodology (UVM)

Iit bombay racing

3 roles

Chief Electrical Engineer

Promoted

Aug 2018 – Jul 2019 · 11 mos · India

  • Led the Electrical subsytem of IITB Racing Team including Battery, ECU, DAQ and CAN from design stage to manufacturing, integration and testing
  • Took role of Electrical Safety Officer (ESO) for the team at Formula Student UK (conducted by IMechE) and ensured car was ready according to scrutineering rules of the competition
  • Got new sponsorship deals for the team from Mouser and Analog Devices and maintained existing relations with PCB Power, Vector and Bender

Design Engineer

May 2017 – Jul 2018 · 1 yr 2 mos · India

  • Designed an in house BMS using LTC6804 that allows passive balancing of cells

Junior Design Engineer

Jan 2017 – Apr 2017 · 3 mos · India

  • Acquired understanding of electrical safety aspects of HV Lithium Ion battery using self designed BMS

Education

Indian Institute of Technology, Bombay

Electrical and Electronics Engineering

Jan 2015 – Jan 2020

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 11 mos exp
System on a Chip (SoC)Functional Verification
AK

Abhishek Konale

Design Verification Engineer

at Qualcomm

Mumbai, India6 yrs 6 mos exp
VAISHALI VERMA

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Functional VerificationApplication-Specific Integrated Circuits (ASIC)
Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp
Arunit Raj

Arunit Raj

Senior Silicon Design Engineer

at AMD

Patna, India2 yrs 7 mos exp
Functional VerificationRTL DesignASIC
Prajwal Matukumalli

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 7 mos exp