Maheswari Durga Akula

Product Engineer

Iragavaram, Andhra Pradesh, India3 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in design verification engineering.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong educational background in Electrical Engineering.
Stackforce AI infers this person is a Design Verification Engineer with expertise in semiconductor and electronics industries.

Contact

LinkedIn

Skills

Other Skills

SystemVerilogUniversal Verification Methodology (UVM)

Experience

3 yrs 10 mos
Total Experience
1 yr 4 mos
Average Tenure
3 yrs 5 mos
Current Experience

Amd

Senior Design Verification Engineer

Feb 2026 – Present · 2 mos

Analog devices

2 roles

Engineer, Design Verification Engineer

Promoted

Aug 2024 – Present · 1 yr 8 mos

Associate Engineer, Design Verification Engineering

Oct 2022 – Jul 2024 · 1 yr 9 mos

Uptycs

ELK (Elasticsearch, Logstash, and Kibana)

May 2022 – Oct 2022 · 5 mos · Greater Bengaluru Area

Education

National Institute of Technology, Andhra Pradesh

Bachelor of Technology - BTech

Aug 2018 – May 2022

Stackforce found 100+ more professionals with SystemVerilog & Universal Verification Methodology (UVM)

Explore similar profiles based on matching skills and experience

Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 6 mos exp
Prajwal Matukumalli

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 6 mos exp
Gopal Chandnani

Gopal Chandnani

Staff Engineer

at MediaTek

Bengaluru, India9 yrs 3 mos exp
Pankaj Kumar Mishra

Pankaj Kumar Mishra

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp
Nishant Singh

Nishant Singh

Digital Verification Engineer G2

at NXP Semiconductors

Jaunpur, India9 yrs 11 mos exp
ManagementPlacement ServicesProgram Coordination
Bidisha Kashyap

Bidisha Kashyap

Pre-Silicon Verification Engineer

at Intel Corporation

Assam, India5 yrs 8 mos exp
Pre-Silicon VerificationVLSI Design
Devank Aeron

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 10 mos exp
Functional VerificationVerification and Validation (V&V)
Utsav Tanna

Utsav Tanna

Senior Verification Engineer

at Mirafra Technologies

Ahmedabad, India6 yrs 3 mos exp