T

Tejeshwar Thorawade

Product Engineer

India5 yrs 4 mos experience

Key Highlights

  • Experienced in chip design verification.
  • Strong background in Electrical Engineering.
  • Research Fellow at a prestigious institution.
Stackforce AI infers this person is a chip design verification engineer with a focus on Electrical Engineering.

Contact

Skills

Other Skills

Universal Verification Methodology (UVM)SystemVerilogMatlabC++CAutoCADPythonEagle PCB

Experience

5 yrs 4 mos
Total Experience
2 yrs 8 mos
Average Tenure
--
Current Experience

Samsung electronics, samsung semiconductor india r&d

2 roles

Associate Staff Engineer

Apr 2021Jul 2021 · 3 mos · Bengaluru, Karnataka, India

  • Worked as a chip design verification engineer in the DTV SoC team.

Senior Engineer

Jul 2018Apr 2021 · 2 yrs 9 mos · Bengaluru, Karnataka, India

  • Worked as a chip design verification engineer in the DTV SoC team.

Iit bombay racing

2 roles

Chief Electrical Officer

Jul 2017Jul 2018 · 1 yr · Mumbai, Maharashtra, India

Senior Design Engineer

Sep 2015Apr 2017 · 1 yr 7 mos · Mumbai, Maharashtra, India

Yolo health

Summer Internship

Apr 2017Jul 2017 · 3 mos · Pune Division, Maharashtra, India

Education

Indian Institute of Technology, Bombay

Doctor of Philosophy - PhD — Electrical Engineering

Jul 2021Aug 2026

Indian Institute of Technology, Bombay

Bachelor of Technology — Electrical Engineering

Jul 2014Jul 2018

Stackforce found 100+ more professionals with Universal Verification Methodology (UVM) & SystemVerilog

Explore similar profiles based on matching skills and experience