A

ARAVIND K.

Software Engineer

Bengaluru, Karnataka, India15 yrs 11 mos experience
Highly Stable

Key Highlights

  • Expertise in Physical Design and VLSI technologies.
  • Extensive experience in ASIC and SoC development.
  • Proficient in Static Timing Analysis and debugging.
Stackforce AI infers this person is a Semiconductor Design Engineer with a focus on ASIC and VLSI technologies.

Contact

LinkedIn

Skills

Other Skills

Static Timing AnalysisSoCVerilogASICVLSIApplication-Specific Integrated Circuits (ASIC)AnalogDebuggingCMOSEDAICIntegrated Circuits (IC)Integrated Circuit DesignMixed SignalPhysical Design

Experience

15 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
--
Current Experience

Achronix semiconductor

Staff Design Engineer

Feb 2012 – Dec 2017 · 5 yrs 10 mos · Bengaluru, Karnataka, India

Intel corporation

Physical Design Engineer

Dec 2005 – Jan 2012 · 6 yrs 1 mo · Bengaluru, Karnataka, India

Cypress semiconductor

Design Engineer

Feb 2003 – Nov 2005 · 2 yrs 9 mos · Bengaluru, Karnataka, India

Tata elxsi

Associate Engineer

Oct 2001 – Jan 2003 · 1 yr 3 mos · Bengaluru, Karnataka, India

Education

B. M. S. College of Engineering

Visvesvaraya Technological University

Bachelor of Engineering (B.E.)

Stackforce found 100+ more professionals with Static Timing Analysis & SoC

Explore similar profiles based on matching skills and experience

MV

Mayank Verma

Principal Engineer

at Qualcomm

Noida, India11 yrs 6 mos exp
ASICPhysical Design
hari K.

hari K.

Senior Component Design Engineer

at Intel Corporation

Bengaluru, India21 yrs 9 mos exp
RTL designASIC
DA

Dheeraj Anand

Senior Manager Silicon Design Engineering

at AMD

Bengaluru, India20 yrs 5 mos exp
VLSIPhysical Design
PraveenKumar Pentyala

PraveenKumar Pentyala

Senior Member of Technical Staff

at AMD

India10 yrs 6 mos exp
Physical DesignASICGDS-II
VB

Vishwanath Bhat

Principal Engineer

at MediaTek

Bengaluru, India31 yrs 1 mo exp
Physical DesignTiming Closure
Prasad Babu P

Prasad Babu P

Senior Member of Technical Staff

at AMD

India19 yrs 6 mos exp
Functional VerificationVHDL
Mallina Rajesh

Mallina Rajesh

Senior Design Engineer

at AMD

Bengaluru, India18 yrs 7 mos exp
VLSIPhysical DesignTiming Closure
VP

Ved Prakash

Associate Director

at Samsung India

Bangalore, India21 yrs 8 mos exp
VLSIASIC