Oindrila Chakraborty

Software Engineer

Noida, Uttar Pradesh, India7 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced Staff Engineer with expertise in SoC design.
  • Proficient in System Verilog and UVM methodologies.
  • Strong background in chip verification and design engineering.
Stackforce AI infers this person is a semiconductor design engineer with a focus on verification and SoC architecture.

Contact

Skills

Other Skills

System verilogUniversal Verification Methodology (UVM)CverilogI2cSPISRAMSOCSystem on a Chip (SoC)

Experience

7 yrs 3 mos
Total Experience
2 yrs 7 mos
Average Tenure
3 yrs 7 mos
Current Experience

Stmicroelectronics

2 roles

Staff Engineer

May 2024Present · 1 yr 11 mos

Technical Lead

Sep 2022May 2024 · 1 yr 8 mos

Amd

Senior Design Engineer

Feb 2022Sep 2022 · 7 mos · India

Xilinx

Full Chip Verification engineer

Jan 2019Sep 2022 · 3 yrs 8 mos · Hyderabad Area, India

Stackforce found 100+ more professionals with System verilog & Universal Verification Methodology (UVM)

Explore similar profiles based on matching skills and experience