Oindrila Chakraborty

Software Engineer

Noida, Uttar Pradesh, India7 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced Staff Engineer with expertise in SoC design.
Proficient in System Verilog and UVM methodologies.
Strong background in chip verification and design engineering.

Stackforce AI infers this person is a semiconductor design engineer with a focus on verification and SoC architecture.

Contact

Skills

Other Skills

System verilogUniversal Verification Methodology (UVM)CverilogI2cSPISRAMSOCSystem on a Chip (SoC)

Experience

7 yrs 3 mos

Total Experience

2 yrs 7 mos

Average Tenure

3 yrs 7 mos

Current Experience

Stmicroelectronics

2 roles

Staff Engineer

May 2024 – Present · 1 yr 11 mos

Technical Lead

Sep 2022 – May 2024 · 1 yr 8 mos

Amd

Senior Design Engineer

Feb 2022 – Sep 2022 · 7 mos · India

Xilinx

Full Chip Verification engineer

Jan 2019 – Sep 2022 · 3 yrs 8 mos · Hyderabad Area, India

Stackforce found 100+ more professionals with System verilog & Universal Verification Methodology (UVM)

Explore similar profiles based on matching skills and experience

Kishore kumar

Member of Technical Staff

at AMD

India8 yrs 7 mos exp

Ankit Singh

Verification Engineer

at Scaledge Technology

Gorakhpur, India3 yrs 8 mos exp

PCIeSystemVerilog

Alekh Rajput

Engineering Manager

at Intel Corporation

Bengaluru, India10 yrs 7 mos exp

Ethernet

Sudheer Reddy

Senior Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 11 mos exp

Akhil P

ASIC Design Engineer

at Meta

Bengaluru, India7 yrs 2 mos exp

PRIYANKA DUBE

Lead Design verification engineer

at Cadence Design Systems

India7 yrs 7 mos exp

Very-Large-Scale Integration (VLSI)digital integrated circuit design

Dhaval Sanepara

Senior Design Verification Engineer

at Microsoft

Bengaluru, India8 yrs 9 mos exp

Santhan Juvvalapalem

Senior Consultant Physical Design

at MediaTek

Bengaluru, India9 yrs 10 mos exp

Physical DesignVLSI Design