Varun Gunasekaran

Software Engineer

Bengaluru, Karnataka, India11 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI and design verification.
  • Proficient in debugging and coverage closure.
  • Experienced in using formal verification tools.
Stackforce AI infers this person is a Semiconductor Design Verification Engineer with expertise in VLSI and debugging methodologies.

Contact

LinkedIn

Skills

Core Skills

VlsiDesign Verification

Other Skills

VerilogVHDLSystem VerilogDigital ElectronicsDebuggingCoverage ClosureVCS Formal ToolCMicrosoft Office

About

currently working as part of DFD(Design For Debug) verification team in AMD Worked on design verification for features like breakpoints , Hardware assertion. Worked on coverage closure.(Functional and Architectural) Worked on connectivity check on debug signals using VCS formal tool. Predominantly my work includes developing directed test and debugging regression failures.

Experience

11 yrs 5 mos
Total Experience
5 yrs 8 mos
Average Tenure
9 yrs 9 mos
Current Experience

Amd

3 roles

Senior Silicon Design Engineer

Promoted

Jan 2021 – Present · 5 yrs 3 mos

VLSIVerilogVHDLSystem VerilogDigital ElectronicsDesign Verification

design engineer 2

Nov 2016 – Dec 2020 · 4 yrs 1 mo

Intern

May 2016 – Oct 2016 · 5 mos

Wipro

Project Engineer

Dec 2012 – Aug 2014 · 1 yr 8 mos · Chennai Area, India

Education

PSG TECH

Master’s Degree — VLSI

Jan 2014 – Jan 2016

SKCET

Bachelor’s Degree — ECE

Jan 2008 – Jan 2012

TKSM

High School

Jan 2008 – Present

Stackforce found 100+ more professionals with Vlsi & Design Verification

Explore similar profiles based on matching skills and experience

Karthik Ramaswamy

Karthik Ramaswamy

Senior Engineering Manager

at Google

Bengaluru, India23 yrs 8 mos exp
Hardware ArchitectureSoC
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 3 mos exp
Sriranjani P

Sriranjani P

Senior Member of Technical Staff (DV)

at AMD

Bengaluru, India13 yrs 7 mos exp
Design VerificationSystem on a ChipWeb Development
Vinod K.

Vinod K.

Design Verification

at NVIDIA

Cupertino, United States15 yrs 6 mos exp
Design VerificationModeling
HV

Hrushikesh Vaidya

Sr engg manager

at Intel Corporation

Bengaluru, India24 yrs 11 mos exp
Design EngineeringVery-Large-Scale Integration (VLSI)
EB

Enibera Abhilash Benjimen

Digital Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 2 mos exp
Physical DesignDigital IC Design
RC

R C.

IP/SubSystem/SoC Verification Engineer

at Microsoft

Portland, United States17 yrs 6 mos exp
Protocol KnowledgeVerification IP Development
Krishnakumar Ranganathan

Krishnakumar Ranganathan

Principal Engineer

at NVIDIA

Bengaluru, India28 yrs 3 mos exp
RoboticsEmbedded Software