NANDAN B R

Software Engineer

Bengaluru, Karnataka, India7 yrs 10 mos experience
Highly Stable

Key Highlights

  • Master's degree from BITS-Pilani.
  • Extensive experience in DFT engineering.
  • Proficient in multiple programming languages.
Stackforce AI infers this person is a DFT Engineering specialist with expertise in semiconductor design.

Contact

LinkedIn

Skills

Other Skills

VerilogPythonCRed Hat LinuxTCLDFT(Design for Testing)Perl AutomationDevice DriversDigital DesignIOT

About

I Perceived my Master degree from BITS-Pilani. Stated Working as DFT Engineer at Mediatek Bangalore Pvt Ltd.

Experience

7 yrs 10 mos
Total Experience
2 yrs 6 mos
Average Tenure
4 mos
Current Experience

Meta

DFT Engineer

Dec 2025 – Present · 5 mos · Bengaluru, Karnataka, India · On-site

Texas instruments

Senior DFT Engineer

Nov 2021 – Jan 2026 · 4 yrs 2 mos · Bengaluru, Karnataka, India

Qualcomm

senior DFT engineer

May 2021 – Nov 2021 · 6 mos · Bengaluru, Karnataka, India · Remote

Mediatek

DFT Engineer

Jul 2018 – May 2021 · 2 yrs 10 mos · Bangalore

Education

Birla Institute of Technology and Science, Pilani

Jan 2016 – Jan 2018

Stackforce found 100+ more professionals with Verilog & Python

Explore similar profiles based on matching skills and experience

AJ

Abhishek Joshi

System Design Engineer

at AMD

Delhi, India5 yrs 9 mos exp
SemiconductorsDigital Electronics
Dileep Nalamati

Dileep Nalamati

Digital Verification

at NXP Semiconductors

Hyderabad, India10 yrs 2 mos exp
Digital Verification
Keyur Patel

Keyur Patel

Staff Engineer

at VeriFast Technologies

Ahmedabad, India8 yrs exp
Formal VerificationFunctional VerificationUniversal Verification Methodology (UVM)
ANKIT PANDEY

ANKIT PANDEY

Senior Verification Engineer

at Intel Corporation

India11 yrs 3 mos exp
Embedded SystemsUniversal Verification Methodology (UVM)
Ankit Singh

Ankit Singh

Verification Engineer

at Scaledge Technology

Gorakhpur, India3 yrs 9 mos exp
PCIeSystemVerilog
Himani Saini

Himani Saini

Senior Lead Engineer

at Qualcomm

Delhi, India7 yrs 3 mos exp
Debugging
Anshumesh S.

Anshumesh S.

Physical Design Engineering Intern

at Intel

Bengaluru, India0 mo exp
Physical Design EngineeringASIC DesignEmbedded SystemsCircuit DesignASIC Design Verification
Harshil Suthar

Harshil Suthar

FPGA Intern

at HFT

Ahmedabad, India0 mo exp
FPGAVerification