D

Dharmapuram Sai Teja

Software Engineer

Hyderabad, Telangana, India3 yrs 5 mos experience

Key Highlights

  • Expert in Physical Design and VLSI methodologies.
  • Proficient in Clock Tree Synthesis and Floorplan techniques.
  • Strong background in semiconductor engineering.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Physical Design

Other Skills

Clock Tree SynthesisTCLSynthesisFloorplanGATE AIR-4078

Experience

3 yrs 5 mos
Total Experience
1 yr 2 mos
Average Tenure
1 yr
Current Experience

Smartsoc solutions pvt ltd

Physical Design Engineer

May 2025 – Present · 1 yr · Hyderabad, Telangana, India

Clock Tree SynthesisVery-Large-Scale Integration (VLSI)TCLSynthesisFloorplanPhysical Design

Laksh semiconductors

Physical Design Engineer

Jul 2024 – Apr 2025 · 9 mos · Hyderabad, Telangana, India

Amd

Physical Design Engineer

Sep 2022 – May 2024 · 1 yr 8 mos · Hyderabad, Telangana, India · On-site

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Jan 2020 – Jan 2022

SRM IST Chennai

Bachelor of Technology — Electronics and Communication Engineering

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Physical Design

Explore similar profiles based on matching skills and experience

himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp
ASICEmbedded SystemsVLSI
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp