Anubhuti Navin

Software Engineer

Bengaluru, Karnataka, India9 yrs experience
Highly Stable

Key Highlights

  • 7+ years in Physical Design Engineering.
  • Expertise in VLSI across multiple technology nodes.
  • Proficient in Low-power Design and Timing Closure.
Stackforce AI infers this person is a VLSI Engineer specializing in Physical Design and Low-power solutions.

Contact

LinkedIn

Skills

Core Skills

Very-large-scale Integration (vlsi)Low-power Design

Other Skills

Clock Tree SynthesisStatic Timing AnalysisTiming Closure

About

7 years 4 months of experience as Physical Design Engineer. Also have handon Synthesis.Experience on technology nodes like 5nm,6nm, 7nm, 12nm, 14nm as well as on 28nm. Used various tools like Icc, icc2, innovus , prime time, calibre,as well as tweaker. Worked in LOW POWER DESIGN. Ability to solve issues related to STA as well as PV and PI.

Experience

9 yrs
Total Experience
5 yrs 1 mo
Average Tenure
3 yrs 11 mos
Current Experience

Samsung semiconductor india

Associate Staff Engineer

Jun 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India

Clock Tree SynthesisStatic Timing AnalysisLow-power DesignTiming ClosureVery-Large-Scale Integration (VLSI)

Synapse design inc.

Project Engineer

Jun 2022 – Present · 3 yrs 10 mos

Mediatek

Senior Physical Design Engineer

May 2017 – Jun 2022 · 5 yrs 1 mo · Banglore

Education

St . Thomas School,RanchiJharkhand

Jan 1997 – Jan 2010

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Low-power Design

Explore similar profiles based on matching skills and experience

ALOK TRIPATHI

ALOK TRIPATHI

Senior Principal Engineer

at NXP Semiconductors

Noida, India25 yrs exp
Digital Circuit DesignPeople Management
Vijay Chandran Parambath

Vijay Chandran Parambath

Senior Staff Engineer

at Synopsys Inc

Bengaluru, India15 yrs 8 mos exp
3DICPhysical Design
Bhilwan Reddy

Bhilwan Reddy

Senior Staff Engineer

at Qualcomm

Hyderabad, India14 yrs 11 mos exp
VLSIASIC
KK

Kiran Kumar

Engineer

at AMD

Hyderabad, India14 yrs 2 mos exp
ASICPhysical Design
ADITYA ANAND

ADITYA ANAND

Senior Hardware Engineer

at NVIDIA

Bengaluru, India9 yrs 3 mos exp
Static Timing AnalysisLogic Synthesis
VS

Vandana Sapra

Senior System Architect

at NVIDIA

Bengaluru, India14 yrs 8 mos exp
Sai Teja

Sai Teja

Staff Engineer

at MediaTek

Bengaluru, India8 yrs 4 mos exp
HbmDdrUniversal Verification Methodology (UVM)Application-Specific Integrated Circuits (ASIC)SV
Naveen Dugar

Naveen Dugar

Senior Engineer, CAD Tools

at NVIDIA

Hyderabad, India4 yrs 6 mos exp
C++PythonResearchVerilog