KRISHNA SRI AK

Software Engineer

Bengaluru, Karnataka, India2 yrs 7 mos experience

Key Highlights

  • Expert in digital design synthesis and validation.
  • Proficient in scripting for automation and tool customization.
  • Strong background in quality assurance for high-performance SOCs.
Stackforce AI infers this person is a Semiconductor Validation Engineer with expertise in digital design and quality assurance.

Contact

Skills

Core Skills

Timing AnalysisSignoff ClosureDigital Design SynthesisLogical Equivalence CheckingPost Silicon ValidationDynamic Functional Testing

Other Skills

PrimetimeSynthesisTCLpythonQuality AssuranceCadence ConformalLogic Equivalence CheckingValidationConformal LECUnixLinuxEnglishC++Digital Circuit DesignSystemVerilog

About

I'm an enthusiastic Synthesis Engineer skilled in digital design synthesis. With practical experience conducting quality assurance checks such as Logical Equivalence Check, CLP, and ERC. I ensure error free designs. Excited about collaborating on pioneering projects and consistently enhancing my proficiency within the semiconductor field.

Experience

2 yrs 7 mos
Total Experience
1 yr 9 mos
Average Tenure
10 mos
Current Experience

Qualcomm

Engineer

Jul 2025Present · 10 mos · Bengaluru, Karnataka, India · On-site

  • > Responsible for skew checks signoff closure, including deep timing analysis and skew debugging using Synopsys PrimeTime
  • > Work closely with the STA team to resolve violations, analyze cross-corner behavior, refine constraints, and align checks for final signoff
  • > Ensure accurate timing checks, constraint consistency, and smooth closure across all design modes
  • > Contribute to improving signoff quality by validating flows, identifying corner-case failures, and coordinating across teams (STA, PD, Synthesis)
PrimetimeTiming AnalysisSignoff Closure

Mediatek

Synthesis Engineer

Oct 2023Jul 2025 · 1 yr 9 mos · Bengaluru, Karnataka, India · On-site

  • Responsible for Synthesis using genus tool. Hands on experience in performing Logical Equivalence check, CLP, ERC checks. Skilled in scripting languages including Tcl, Perl, and Python for automation and tool customization.
SynthesisTCLDigital Design SynthesisLogical Equivalence Checking

Intel corporation

Post Silicon Validation Engineer.

Sep 2022Jun 2023 · 9 mos · Bengaluru, Karnataka, India · On-site

  • Responsible for overseeing the validation and quality assurance of high-performance 10nm SOCs, including reject handling. Handled activities like Test Time Reduction and Test Coverage Improvement. Experience in utilizing Python scripting for dynamic functional testing.
pythonQuality AssurancePost Silicon ValidationDynamic Functional Testing

Education

Vellore Institute of Technology

Master of Technology - MTech

Jul 2021Jun 2023

Vignan Institute of Technology and Science

Bachelor of Technology - BTech

Jan 2017Jan 2021

Stackforce found 100+ more professionals with Timing Analysis & Signoff Closure

Explore similar profiles based on matching skills and experience