Shivanshu Garg

CEO

Noida, Uttar Pradesh, India7 yrs 6 mos experience

Key Highlights

Expertise in ASIC design and physical design flow.
Proficient in leading PNR implementation and timing closure.
Strong background in low power design and noise analysis.

Stackforce AI infers this person is a Physical Design Engineer specializing in ASIC design within the semiconductor industry.

Contact

Skills

Core Skills

Physical DesignAsic Design

Other Skills

Application-Specific Integrated Circuits (ASIC)APRAuto Place and RouteBlock Level ImplementationCadence EncounterCadence InnovusCadence TempusChip DesignEDA ToolsPTECOSoC EncounterSynopsys PrimetimeSynopsys TweakerTiming signoff closureECO Implementation

About

An enthusiastic and self-motivated Physical design engineer looking for a challenging and responsible position as Physical design Engineer to apply my knowledge and skill with my hard work and patience and be world class in ASIC design.

Experience

7 yrs 6 mos

Total Experience

1 yr 4 mos

Average Tenure

1 yr 4 mos

Current Experience

Siemens eda (siemens digital industries software)

Senior Member of Technical Staff

Jan 2025 – Present · 1 yr 4 mos · Noida, Uttar Pradesh, India · On-site

Application-Specific Integrated Circuits (ASIC)APRAuto Place and RouteBlock Level ImplementationCadence EncounterCadence Innovus+28

Incise infotech private limited

4 roles

Senior Physical Design Engineer

Promoted

Oct 2023 – Dec 2025 · 2 yrs 2 mos · Noida, Uttar Pradesh, India · On-site

Place & RouteApplication-Specific Integrated Circuits (ASIC)SOC DesignEDA ToolsPhysical Design FlowAuto Place and Route+12

Physical Design Engineer

Oct 2021 – Sep 2023 · 1 yr 11 mos · Noida, Uttar Pradesh, India · On-site

SOC DesignPhysical Design FlowAuto Place and RouteBlock Level ImplementationSynopsys PrimetimeCadence Innovus+8

Industrial Trainee

Dec 2020 – Sep 2021 · 9 mos · Noida, Uttar Pradesh, India · On-site

Place & RouteSOC DesignPhysical Design FlowAuto Place and RoutePNR implementationStatic Timing Analysis+8

Technical Intern

Dec 2019 – Nov 2020 · 11 mos · Noida, Uttar Pradesh, India · On-site

Place & RoutePhysical Design FlowAuto Place and RoutePNR implementationStatic Timing AnalysisTiming signoff closure+7

Nxp semiconductors

Design Engineer ( C/T )

Jan 2023 – Dec 2024 · 1 yr 11 mos · Noida, Uttar Pradesh, India · On-site

SOC DesignPhysical Design FlowAuto Place and RoutePNR implementationStatic Timing AnalysisTiming signoff closure+9

Qualcomm

Design Engineer ( C/T )

Feb 2022 – Oct 2022 · 8 mos · Noida, Uttar Pradesh, India · On-site

Auto Place and RoutePNR implementationStatic Timing AnalysisECO ImplementationTiming signoff closureCadence Innovus+12

Icici prudential life insurance company limited

Business Trainee

Jun 2019 – Nov 2019 · 5 mos · Moradabad, Uttar Pradesh, India · On-site

Extramarks education india pvt. ltd.

Business Development Executive

Dec 2018 – May 2019 · 5 mos · India · Remote

Whitehat jr

Pre Sales intern user engagement associate

Jun 2018 – Nov 2018 · 5 mos · India · Remote

Education

B K Birla Institute of Engineering & Technology, Pilani

Bachelor of Technology — Electronics and Communications Engineering

Jul 2014 – Jun 2018

GLA University

Master of Business Administration - MBA — Financial Marketing and Banking

Jul 2019 – Jun 2021

S.S.D. Inter College UP Board

Intermediate — PCM

Jul 2012 – Jun 2013

S.S.D. Inter College UP Board

High School — PCM

Jul 2010 – Jun 2011

ALLEN

IIT-JEE — PCM

Jul 2013 – Jun 2014

Stackforce found 100+ more professionals with Physical Design & Asic Design

Explore similar profiles based on matching skills and experience

Himadri T.

SoC Validation Engineer

at Intel Corporation

Bengaluru, India1 yr 8 mos exp

C++EmulationFirmware ValidationPost-Silicon System ValidationPre-silicon SoC validation

Sudeep Saha

Engineering Manager

at Intel Corporation

Bengaluru, India20 yrs 7 mos exp

Analog LayoutsIP DevelopmentCustom LayoutsExecution PlanningLayout Integration

Sarveswara Rao Bade

Sr Engineering Manager

at MediaTek

Bengaluru, India23 yrs 2 mos exp

Analog Circuit DesignVLSI

Spoorthy Narayana

Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 2 mos exp

ASIC designIntegrated Circuit DesignSoftware TestingRobotics

Mayank Mangla

Product Validation Engineer II

at Cadence Design Systems

Delhi, India4 yrs 1 mo exp

Product ValidationVLSI DesignSoC DesignTiming AnalysisQuality Assurance

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp

Rahul Kataria

Senior Staff Engineer

at Marvell Technology

Bengaluru, India11 yrs 9 mos exp

ASIC DesignPhysical DesignRTL Design

Sachidanand Varadarajan

Vice President of Engineering

at Qualcomm

San Diego, United States33 yrs 10 mos exp

Electronic Design automationStrategic LeadershipSystem on a Chip (SoC)