Karishma Singh

Product Engineer

Noida, Uttar Pradesh, India13 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in SystemVerilog and UVM methodologies.
  • Proven track record in low-power design and verification.
  • Strong teamwork and communication skills.
Stackforce AI infers this person is a highly skilled engineer in the semiconductor and electronic design automation industry.

Contact

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

Gate Level SimulationLow-power DesignFormal VerificationCode Coveragefunctional coverageTeamworkPowerPointMicrosoft WordMicrosoft ExcelMicrosoft Office

Experience

13 yrs 5 mos
Total Experience
3 yrs 8 mos
Average Tenure
1 yr 3 mos
Current Experience

Cadence

4 roles

Principal Product Engineer

Feb 2025Present · 1 yr 3 mos

Sr principle product engineer

Promoted

Jan 2025Present · 1 yr 4 mos

SystemVerilogGate Level SimulationLow-power DesignFormal VerificationCode Coveragefunctional coverage+1

Lead Product Engineer

Nov 2021Feb 2025 · 3 yrs 3 mos

Lead Application Engineer

May 2017Nov 2021 · 4 yrs 6 mos

Qualcomm

Lead Engineer

Dec 2016Apr 2017 · 4 mos

Cadence design systems

2 roles

Application Engineer

Feb 2014Nov 2016 · 2 yrs 9 mos

Intern

Sep 2012Jan 2014 · 1 yr 4 mos

  • Job profile --> Application Engineer (Technical Support)

Education

ABES Engg College

Bachelor of Technology (BTech)

Jan 2008Jan 2012

Delhi Public School

Jan 2004Jan 2008

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience