Surosri Mukherjee

Software Engineer

West Bengal, India6 yrs 9 mos experience
Most Likely To Switch

Key Highlights

  • Expert in VLSI physical design methodologies.
  • Proficient in Cadence Virtuoso and SKILL scripting.
  • Strong background in digital layout optimization.
Stackforce AI infers this person is a VLSI design engineer with expertise in physical design and layout optimization.

Contact

LinkedIn

Skills

Core Skills

Cadence VirtuosoVery-large-scale Integration (vlsi)Skill Scripting

Other Skills

Cadence Virtuoso Layout EditorTCLCustom compilerStandard cell layout optimizationDesign Rule Checking (DRC)Digital layoutCore JavaC (Programming Language)Microsoft Excel

Experience

6 yrs 9 mos
Total Experience
1 yr 8 mos
Average Tenure
2 yrs 5 mos
Current Experience

Nvidia

Physical Design Engineer

Dec 2023 – Present · 2 yrs 5 mos · Hyderabad, Telangana, India · On-site

Cadence Virtuoso Layout EditorSKILL scriptingTCLCustom compilerCadence VirtuosoStandard cell layout optimization+6

Intel corporation

Physical Design Engineer

Jan 2022 – Dec 2023 · 1 yr 11 mos

SKILL scriptingTCL

Dxcorr design inc

VLSI Engineer

Mar 2021 – Jan 2022 · 10 mos

Cadence Virtuoso Layout EditorCadence Virtuoso

Tata consultancy services

Assistant System Engineer

Jul 2019 – Feb 2021 · 1 yr 7 mos · Hyderabad Area, India

Education

Institute Of Engineering and Management

B.tech — Ece

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Cadence Virtuoso & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Varun Tej

Varun Tej

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India7 yrs 9 mos exp
Shreevatsa M

Shreevatsa M

Sr. Circuit design engineer

at AMD

Karnataka, India10 yrs 10 mos exp
Pavna Yadav

Pavna Yadav

Analog Circuit Design Engineer

at AMD

Bengaluru, India8 yrs 10 mos exp
Analog Circuit DesignMixed-Signal IC Design
Ashwani Kashyap

Ashwani Kashyap

Analog Design Engineer

at Intel Corporation

Delhi, India4 yrs 2 mos exp
Analog Integrated Circuit DesignMixed-Signal Integrated Circuits
KM

Kanika Malik

Senior Member Of Technical Staff

at AMD

Bengaluru, India15 yrs 10 mos exp
VLSIIntegrated Circuit Design
Bilwakeshwar Ivaturi

Bilwakeshwar Ivaturi

Senior Staff Engineer

at Samsung Semiconductor

Bengaluru, India9 yrs exp
Sanika Turkewadikar

Sanika Turkewadikar

Senior Staff Engineer

at SAMSUNG R&D INDIA - BANGALORE PRIVATE LIMITED

Bengaluru, India16 yrs 11 mos exp
Application-Specific Integrated Circuits (ASIC)Analog
Abin Kant

Abin Kant

Sr silicon design engineer

at AMD

Kerala, India7 yrs 3 mos exp