Uday Joshi

CTO

Bengaluru, Karnataka, India36 yrs 10 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over two decades of semiconductor design experience.
  • Proven leadership in building and managing engineering teams.
  • Expertise in ASIC and SoC design and verification.
Stackforce AI infers this person is a semiconductor design expert with extensive leadership experience.

Contact

LinkedIn

Skills

Core Skills

AsicSocIp Design

Other Skills

VerilogVLSIFunctional VerificationEmbedded SystemsSemiconductorsEDASystemVerilogDebuggingStatic Timing AnalysisRTL DesignFPGAICIntegrated Circuit DesignCPU designVHDL

About

A senior executive with over two decades of semiconductor design and management experience.

Experience

36 yrs 10 mos
Total Experience
4 yrs 1 mo
Average Tenure
9 yrs 9 mos
Current Experience

Cientra (formerly mindlance tech)

CTO

Aug 2016 – Present · 9 yrs 9 mos · Bangalore

ASICSoCVerilogVLSIFunctional VerificationEmbedded Systems+20

Aurea solutions

Co-Founder

Dec 2015 – Jul 2016 · 7 mos · Bangalore

  • Engineering Consulting

Qualcomm india pvt ltd

Sr. Director of Engineering

Aug 2007 – Dec 2015 · 8 yrs 4 mos · Bangalore

  • Building multiple teams in SoC and IP Design, Verification and Physical design, Analog/RF/PMIC design and layout. Built and managed large teams

Intel

Senior Staff

Jun 2003 – Aug 2007 · 4 yrs 2 mos

Azanda network devices

Hardware Architect

Jan 2001 – Jan 2003 · 2 yrs

Acorn networks inc.

Director of Engineering

Jan 1999 – Jan 2001 · 2 yrs

Cg coreel logic systems

Project Manager

Jan 1993 – Jan 1999 · 6 yrs

Nexgen microsystems

Consultant

Jan 1992 – Jan 1993 · 1 yr

  • CPU Development

Crompton greaves ltd

Senior Executive

Jan 1989 – Jun 1992 · 3 yrs 5 mos

Stackforce found 100+ more professionals with Asic & Soc

Explore similar profiles based on matching skills and experience

AG

Amit Gupta

Director of Engineering

at Arm

Noida, India25 yrs exp
IP/Subsystem Design and Verification
Sanjay Gupta

Sanjay Gupta

Chief Development Officer & India Country Head

at L&T Semiconductor Technologies

South Delhi, India28 yrs 10 mos exp
SemiconductorsEngineering ManagementR&DAutomotiveProduct Development
Kshitij Bajaj

Kshitij Bajaj

Distinguished Engineer

at Renesas Electronics

Noida, India23 yrs 8 mos exp
ArchitectureAutomationFPGA designRadarSecurity
Vineet Goel

Vineet Goel

Co-Founder & COO

at Logic Fruit Technologies

North Delhi, India19 yrs 8 mos exp
FPGAhigh-speed protocolsembedded software developmentTelecommunications
DG

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 4 mos exp
ASIC Design & ImplementationSOC SignOff TASOC integration
VD

Vivek Dhankhar

Senior Staff Engineer

at Qualcomm

Rohtak, India20 yrs 5 mos exp
Physical DesignVLSI
Aniruddha Gupta

Aniruddha Gupta

Principal IC Architect

at Iontra Inc

Bengaluru, India15 yrs 7 mos exp
LeadershipPower ManagementRTL Codingboot architecturereset architecture
AJ

Amit Jain

Director

at Samsung Semiconductor India R&D Center at Samsung R&D Institute India

Bengaluru, India24 yrs 6 mos exp
Physical DesignProject ManagementSoCIntegrated Circuit Design