Rahul Devasoth

Software Engineer

Bengaluru, Karnataka, India8 yrs 3 mos experience
Highly Stable

Key Highlights

  • Expert in synthesis and static timing analysis.
  • Proficient in multiple programming languages and design tools.
  • Strong background in digital electronics and physical design.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in synthesis and timing analysis.

Contact

LinkedIn

Skills

Core Skills

SynthesisSta

Other Skills

cC++VHDLverilogPhysical DesignXilinx ISEEmbedded CCadence VirtuosoArduinoDigital Electronicsenergia

Experience

8 yrs 3 mos
Total Experience
3 yrs 6 mos
Average Tenure
1 yr 2 mos
Current Experience

Synopsys inc

Staff Engineer

Mar 2025 – Present · 1 yr 2 mos

Qualcomm

Senior Lead Engineer

Sep 2024 – Feb 2025 · 5 mos · Hyderabad, Telangana, India · On-site

Mediatek

3 roles

Staff Engineer

Promoted

Jul 2022 – Sep 2024 · 2 yrs 2 mos

  • Synthesis and STA

Senior Engineer

Promoted

Jul 2019 – Jun 2022 · 2 yrs 11 mos

  • Synthesis and STA

Engineer

Nov 2017 – Jun 2019 · 1 yr 7 mos

Education

National Institute of Technology Calicut

Master's degree — ELECTRONICS DESIGN AND TECHNOLOGY

Jan 2015 – Jan 2017

G. Pullla Reddy Engineering College, (Autonomous), Kurnool

Bachelor of Technology - BTech

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Synthesis & Sta

Explore similar profiles based on matching skills and experience

Anusha Mandalam

Anusha Mandalam

Staff Engineer

at MediaTek

Bangalore, India8 yrs 2 mos exp
Physical DesignSynthesis
Jayakumar Chinnaiyan

Jayakumar Chinnaiyan

Member of Technical Staff

at AMD

Villupuram, India12 yrs 2 mos exp
Physical DesignStatic Timing Analysis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Deepa K

Deepa K

Physical Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Physical DesignLow Power
Keertiprasad Kulkarni

Keertiprasad Kulkarni

Senior Technical Manager

at MediaTek

Bengaluru, India16 yrs 11 mos exp
Physical DesignStatic Timing AnalysisFloorplanningTiming ClosureLogical Synthesis
Meghana G

Meghana G

Associate Engineer

at Astrasilica Technologies Private Ltd

Bengaluru, India2 yrs exp
HR

Harish Kumar R

Principal Engineer

at NXP Semiconductors

Bangalore, India15 yrs 9 mos exp
Static Timing AnalysisTiming ClosureSynthesisASIC Design
Aniket Joshi

Aniket Joshi

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 10 mos exp
Physical DesignStatic Timing Analysis