Narendra Varma Alluri — Product Engineer
Accomplished Technical and Management professional with wide range of experience in all aspects of semiconductor frontend life-cycle from Product Architecture definition to Silicon Testing. 14+ Experience of IC engineering, hands-on experience in Design , DFT , Synth & STA for low-power and high performance designs : 55nm - 2nm Specialties: - IP Design & STA - JTAG , MBIST, BSCAN, In-system Test - Regular Scan & Scan Compression - At-Speed Transition and Stuck-ATPG - Formal Verification (Cadence Conformal) - Simulations (Cadence NC-Verilog and Synopsys VCS) - ATE Pattern bring-up - DFT Automation
Stackforce AI infers this person is a semiconductor engineering expert with a focus on design and testing methodologies.
Location: Hyderabad, Telangana, India
Experience: 14 yrs 9 mos
Skills
- Test Planning
- Productization
Career Highlights
- 14+ years of experience in semiconductor frontend life-cycle.
- Expertise in low-power and high-performance IC design.
- Proficient in DFT automation and formal verification.
Work Experience
Cadence Design Systems (India) Pvt. Ltd.
Sr. Principal design engineer (9 mos)
AMD
Senior Member of Technical Staff (4 yrs 4 mos)
INVECAS
Member Of Technical Staff (4 yrs)
Soctronics
Sr Engineer (2 yrs 8 mos)
DFT engineer (8 mos)
AMD Hyderabad
DFT engineer and Consultant (10 mos)
Soctronics
ASIC engineer (4 mos)
Asic Engineer (6 mos)
AMD Hyderabad
ASIC Engineer and Consultant (9 mos)
Education
Bachelor of Technology (B.Tech.) at Padmasri Dr B.V Raju Institute of technology