Saket Anand

Software Engineer

Bengaluru, Karnataka, India9 yrs 7 mos experience

Highly Stable

Key Highlights

Expert in VLSI and Physical Design.
Experience with leading semiconductor companies.
Strong foundation in digital electronics and verification methodologies.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technology.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)Physical Design

Other Skills

ICC2Digital ElectronicsVerilogDesign CompilerCadence VirtuosoDigital DesignsSystem VerificationUniversal Verification Methodology (UVM)Prime TimeFormality ToolMicrosoft OfficeMicrosoft WordCWindowsTeamwork

About

Client: AMD India Pvt. Ltd.

Experience

9 yrs 7 mos

Total Experience

2 yrs 9 mos

Average Tenure

1 yr 1 mo

Current Experience

Amd

Member of Technical Staff

Apr 2025 – Present · 1 yr 1 mo · Bengaluru

Very-Large-Scale Integration (VLSI)Physical DesignICC2Digital ElectronicsVerilogDesign Compiler+6

Intel corporation

SoC Design Engineer

Feb 2021 – Apr 2025 · 4 yrs 2 mos · Bengaluru, Karnataka, India

L&t technology services limited

Physical Design Engineer

Feb 2017 – Jan 2021 · 3 yrs 11 mos · Bengaluru Area, India

Client: AMD India Pvt. Ltd.

Maven silicon

Trainee

Aug 2016 – Jan 2017 · 5 mos · Karnataka, India

Education

Birla Institute of Technology, Mesra

Master of Engineering (M.Eng.) — Microwave (ECE)

Jan 2014 – Jan 2016

Dr MGR Educational and Research Institute

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi) & Physical Design

Explore similar profiles based on matching skills and experience

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp

Functional Verification

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp

Static Timing AnalysisLogic Synthesis

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp

SoC DesignASIC Design

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp

Physical Design

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp

Functional VerificationSoC

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp

ASICEmbedded SystemsVLSI

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp