Nishant Sharma

CEO

Bengaluru, Karnataka, India5 yrs 5 mos experience
Highly Stable

Key Highlights

  • Expert in Low Power Verification and UVM methodologies.
  • Strong background in SystemVerilog and formal verification techniques.
  • Proven experience in VLSI design and FPGA technologies.
Stackforce AI infers this person is a VLSI Verification Engineer with expertise in low power and formal verification methodologies.

Contact

Skills

Core Skills

Low Power VerificationUniversal Verification Methodology (uvm)Systemverilog

Other Skills

Python (Programming Language)Formal VerificationMicrosoft OfficeC (Programming Language)Microsoft WordMicrosoft ExcelVery-Large-Scale Integration (VLSI)Field-Programmable Gate Arrays (FPGA)C++

Experience

5 yrs 5 mos
Total Experience
2 yrs 4 mos
Average Tenure
8 mos
Current Experience

Amd

Senior Silicon Design Engineer

Sep 2025Present · 8 mos · Bengaluru, Karnataka, India · Hybrid

Low Power VerificationUniversal Verification Methodology (UVM)

Qualcomm

2 roles

Senior Verification Engineer

Promoted

Nov 2024Aug 2025 · 9 mos

SystemVerilogUniversal Verification Methodology (UVM)

Design Verification Engineer

Aug 2021Oct 2024 · 3 yrs 2 mos

Intel corporation

Design Verification Intern

Aug 2020Jul 2021 · 11 mos · India

Maven silicon

Intern

May 2020Jul 2020 · 2 mos · Bengaluru, Karnataka, India

Infosys

System Engineer Trainee

May 2016Mar 2017 · 10 mos · Mysore

Education

National Institute of Technology Goa

Master of Technology - MTech — Very Large Scale Integration(VLSI) Design

Jan 2019Jan 2021

C.V. Raman College of Engineering

Bachelor of Technology - BTech — Electronics and Telecommunication Engineering

Jan 2012Jan 2016

Stackforce found 100+ more professionals with Low Power Verification & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience