A

Arpit Singh

Software Engineer

Bengaluru, Karnataka, India22 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in Physical Design and VLSI methodologies.
  • Proven track record in complex SoC design.
  • Strong background in semiconductor technologies.
Stackforce AI infers this person is a semiconductor design engineer with extensive experience in VLSI and physical design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVlsi

Other Skills

SynthesisFloorplanningPower planningPlacementClock Tree SynthesisRoutingSign-off ExtractionSign-off verificationPlace and RouteMask DesignVLSI LayoutSoCTechnical LeadershipASICCMOS

About

Strong technical experience in semiconductor domain (Physical Design / PnR, Synthesis, Custom Layout). Responsibilities includes: · Synthesis, Floorplannig, Power planning, Placement, Clock Tree Synthesis, Routing, Sign-off Extraction, Sign-off verification (LVS, DRC, Conformal LEC, FORAMLITY, DRV Fixing, Noise Fixing, Antenna Fixing, etc), Functional ECO’s.

Experience

22 yrs 3 mos
Total Experience
3 yrs 2 mos
Average Tenure
4 yrs 4 mos
Current Experience

Intel technology india pvt. ltd.

SoC Design Engineer

Jan 2022 – Present · 4 yrs 4 mos

SynthesisFloorplanningPower planningPlacementClock Tree SynthesisRouting+4

Infineon technologies

Senior Staff Engineer

Oct 2018 – Jan 2022 · 3 yrs 3 mos · Bangalore

Intel technology india private ltd.

Senior Design Engineer

Apr 2016 – Sep 2018 · 2 yrs 5 mos · Bengaluru Area, India

Stmicroelectronics

Staff Engineer

Apr 2011 – Apr 2016 · 5 yrs · Greater Noida

  • Physical Design (PnR).
  • Place and Route of complex SoC Blocks/Partitions.
Physical DesignPlace and Route

Ibm india

R & D Engineer

Aug 2008 – Apr 2011 · 2 yrs 8 mos · Bangalore

  • Mask Design
Mask Design

Wipro technologies

Project Engineer

Jun 2006 – Aug 2008 · 2 yrs 2 mos

  • Worked as a mask designer (layout - VLSI).
Mask DesignVLSI Layout

Satyam

Software Engineer

Jan 2004 – Jun 2006 · 2 yrs 5 mos

  • Worked in semiconductor domain.

Education

XLRI Jamshedpur

PGCBM — Business Management

Jan 2007 – Jan 2008

Doctor Bhim Rao Ambedkar University

B.E. — Electrical & Electronics

Jan 1999 – Jan 2003

Nehru Public School Shastri Nagar Ghaziabad U.P.

AISSCE

Jan 1999 – Jan 1999

Gyan Peethika Jagdishpur Ballia Uttar Pradesh

High School

Jan 1992 – Jan 1997

Stackforce found 100+ more professionals with Physical Design & Vlsi

Explore similar profiles based on matching skills and experience

Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Swapnil Vats

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 7 mos exp
AT

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp
arun cs

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp
CharacterizationASIC
Ankit Kumar

Ankit Kumar

Lead Sr Physical Design Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
Abhishek Khare

Abhishek Khare

Senior Director

at Samsung R&D Institute India - Bangalore

Bengaluru, India23 yrs 5 mos exp
Sudheendra Bhat

Sudheendra Bhat

Electrical Cadet

at Maersk Line, Limited

Karnataka, India9 yrs 10 mos exp