Swapnil Vats

Director of Engineering

Noida, Uttar Pradesh, India14 yrs 6 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expertise in Physical Design Engineering and low power designs.
Proven leadership in backend physical design at Qualcomm.
Strong background in VLSI and ASIC design methodologies.

Stackforce AI infers this person is a Backend Physical Design Engineer with expertise in VLSI and ASIC in the semiconductor industry.

Contact

Skills

Other Skills

Backend Physical Design EngineerFloorplanningPlacement & RoutingClock Tree synthesisStatic Timing AnalysisLogic SynthesisVLSIASICTCLVerilogEmbedded SystemsDRCPrimetimeICSoC

About

Physical Design Engineer. Primary Skills: PNR (netlist to GDS)/Floorplanning/low power designs, STA, CLP Good Understanding of Physical Verification

Experience

14 yrs 6 mos

Total Experience

3 yrs 7 mos

Average Tenure

9 yrs 4 mos

Current Experience

Qualcomm

3 roles

Senior Staff Engineer/Manager

Promoted

Nov 2022 – Present · 3 yrs 5 mos

Staff Engineer/Manager

Nov 2019 – Nov 2022 · 3 yrs

Physical Design Lead Engineer Sr

Dec 2016 – Nov 2019 · 2 yrs 11 mos

Intel corporation

Digital Design Engineer

Mar 2016 – Nov 2016 · 8 mos · Bengaluru, Karnataka, India

Smart play technologies noida

Senior Engineer, Physical Design

May 2014 – Mar 2016 · 1 yr 10 mos · Noida, Uttar Pradesh, India

I work in a team of backend engineers. This team handels the complete physical design activity for a block or chip starting from netlist generation to GDS.

Wipro technologies

Physical Design Engineer at Wipro Technologies

Aug 2011 – Apr 2014 · 2 yrs 8 mos · Greater Hyderabad Area

Education

MMUT Gorakhpur ( Formerly Madan Mohan Malaviya Engineering College Gorakhpur)

Master of Technology (M.Tech.) — Digital Systems

Jan 2009 – Jan 2011

Institue of Technology & Management GIDA Gorakhpur

Bachelor of Technology (B.Tech.) — Electronics & Communication Engineering

Jan 2004 – Jan 2008

Govt Jubilee Inter College Gorakhpur

Intermediate (10+2) — Physics Chemistry Mathematics

Jan 2001 – Jan 2003

Govt Jubilee Inter College Gorakhpur

High School (10) — Mathematics & Science

Jan 1999 – Jan 2001

Stackforce found 100+ more professionals with Backend Physical Design Engineer & Floorplanning

Explore similar profiles based on matching skills and experience

Mohith Varma

ASIC Physical Design Engineer

at Sumedha Institute of Technology

Hyderabad, India0 mo exp

Physical DesignStatic Timing Analysis

Samhithaa Reddy

Interim Engineering Intern

at Qualcomm

Bengaluru, India0 mo exp

Physical DesignVLSI

sathish dadi

Design Engineer

at Intel Corporation

Bengaluru, India12 yrs 10 mos exp

VLSIRF DesignNetlist generation

Neel Doshi

Implementation Engineer

at Meta

Bengaluru, India12 yrs exp

Physical DesignStatic Timing AnalysisSynthesisPNRSTA

Sachin Upreti

Delhivery pvt ltd.

at Delhivery

Meerut, India0 mo exp

Floor ManagementManpower Handling

Rashmi Soni

Staff Engineer, Application Engineering

at Synopsys Inc

Bengaluru, India11 yrs 10 mos exp

Physical DesignVLSI

Rajendraprasad Nagula

Physical Design Engineer

at AMD

Hyderabad, India0 mo exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Prakash Shenoy

Member of Technical Staff

at KarMic

Udupi, India0 mo exp

ASICPhysical Verification