Nilotpal Chakraborty

Software Engineer

Kolkata, West Bengal, India4 yrs 9 mos experience
Most Likely To SwitchAI Enabled

Key Highlights

  • Gold Medalist from NIT Sikkim
  • Received Department Impact Award at Intel
  • Expert in Design Verification and Automation
Stackforce AI infers this person is a Semiconductor Verification Engineer with a focus on automation and AI in design verification.

Contact

LinkedIn

Skills

Core Skills

Design Verification TestingHardware Verification

Other Skills

SVSVAUVMVerdiJasper GoldPCIE protocolTest DevelopmentVCSPrompt engineeringAXI protocolTest PlanningEngineeringResearchCommunicationAnalytical Skills

About

I am a design verification (DV) engineer. I am also interested in applying automation and AI to ease verification efforts.

Experience

4 yrs 9 mos
Total Experience
2 yrs 4 mos
Average Tenure
3 yrs 11 mos
Current Experience

Intel corporation

IP Design Verification Engineer

Jun 2022 – Present · 3 yrs 11 mos · Bengaluru, Karnataka, India

  • Owned Save Restore Machine verification.
  • Developed tests for new features.
  • Found a bug and related shortcomings in the legacy design.
  • Received Department Impact Award for the findings.
  • Owned coverage analysis and closure.
  • Security threat modelling for assets in the IP
  • Applied Formal Verification for verifying new features.
  • Power aware verification for low power functionality.
  • Conducted waveform reviews and related reviews with the stakeholders to ensure high quality verification.
  • Worked on developing TB infrastructure from scratch for a Thermal Sensor IP.
  • Developed Test-plan for the same.
  • Worked on UFS for verifying SRAM registers and integration of few sub blocks and memories.
  • Skills: SV, SVA, UVM, Verdi, Jasper Gold, PCIE protocol
SVSVAUVMVerdiJasper GoldPCIE protocol+3

Intel labs

Pre-Silicon Verification Intern

Jul 2021 – May 2022 · 10 mos · Bengaluru, Karnataka, India

  • Worked on APB Timer IP verification.
  • Coded tests for accessibility checks among various components in SoC and detected an error in th address decoding logic in th AXI-APB bridge.
  • Got exposure to basics of Formal Verification.
  • Studied applications of ML in Design Verification.
  • Applied Chat GPT to generate test scenarios for a given Hardware spec.
  • Skills: Vcs, SV, UVM, Prompt engineering, AXI protocol
VCSSVUVMPrompt engineeringAXI protocolTest Development+2

Education

National Institute Of Technology Sikkim

Master of Technology - MTech — Microelectronics and VLSI

Jan 2020 – Jan 2022

Indian Institute of Technology, Madras

Bachelor of Science - BS — Data Science and Programming

Jan 2021 – Present

West Bengal University of Technology, Kolkata

Bachelor of Technology - BTech — Electrical Engineering

Jan 2014 – Jan 2018

Stackforce found 85 more professionals with Design Verification Testing & Hardware Verification

Explore similar profiles based on matching skills and experience

Jyoti Tapariya

Jyoti Tapariya

Senior Staff Engineer

at Qualcomm

Cambridge, United Kingdom8 yrs 10 mos exp
Shravan Kowdagani

Shravan Kowdagani

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 7 mos exp
RTL DesignSystem on a Chip (SoC)
Akanksha Sharma

Akanksha Sharma

Senior ASIC Design Engineer

at NVIDIA

Bengaluru, India12 yrs 9 mos exp
ASICRTL Verification
Kiran Kumar

Kiran Kumar

Director of Engineering

at Intel Corporation

India24 yrs 10 mos exp
Physical DesignStatic Timing Analysis
Vanaja Marapa Reddy

Vanaja Marapa Reddy

SoC Design Verification Engineer

at Intel Corporation

India8 yrs 4 mos exp
Functional VerificationOpen Verification Methodology
Ravindra Reddy peram

Ravindra Reddy peram

Sr Design Verification Engineer

at AMD

India10 yrs 3 mos exp
Functional Verification
Nimish Agrawal

Nimish Agrawal

Senior Verification Engineer

at NVIDIA

Bengaluru, India5 yrs 9 mos exp
Raffiq S.

Raffiq S.

Staff Engineer

at Samsung Semiconductor

Bengaluru, India6 yrs 10 mos exp
Universal Verification Methodology (UVM)SystemVerilog