Akanksha Sharma

Software Engineer

Bengaluru, Karnataka, India12 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC design and verification.
  • Proficient in RTL coding and debugging.
  • Strong background in hardware verification methodologies.
Stackforce AI infers this person is a Senior ASIC Design Engineer with expertise in hardware verification and design.

Contact

LinkedIn

Skills

Core Skills

AsicRtl Verification

Other Skills

RTL CodingCode CoverageProgrammingDebuggingVerilogLinuxPythonFormal VerificationUnit VerificationTiming ClosureFunctional VerificationRTL DesignHardware VerificationC (Programming Language)

Experience

12 yrs 9 mos
Total Experience
12 yrs 9 mos
Average Tenure
12 yrs 9 mos
Current Experience

Nvidia

4 roles

Senior ASIC Design Engineer

Promoted

Jan 2019 – Present · 7 yrs 4 mos

RTL VerificationRTL CodingCode CoverageProgrammingASICDebugging+10

Senior ASIC Verification Engineer

Oct 2017 – Jan 2019 · 1 yr 3 mos

ASIC Verification Engineer

Jun 2014 – Sep 2017 · 3 yrs 3 mos

Engineering Intern

Jul 2013 – Jun 2014 · 11 mos

Rites ltd

Engineering Intern

May 2011 – Jul 2011 · 2 mos · Gurgaon, India

Education

Birla Institute of Technology and Science, Pilani

Master of Science (M.Sc.) — Chemistry

Jan 2009 – Jan 2014

Birla Institute of Technology and Science, Pilani

Bachelor of Engineering (B.E.) — Electrical and Electronics Engineering

Jan 2009 – Jan 2014

Stackforce found 100+ more professionals with Asic & Rtl Verification

Explore similar profiles based on matching skills and experience

NB

NISHANT BHARTI

Senior Engineering Manager

at NVIDIA

Gurgaon, India11 yrs 8 mos exp
Formal Verification
Srinu Reddy

Srinu Reddy

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 7 mos exp
Timing Closure
Sriranjani P

Sriranjani P

Senior Member of Technical Staff (DV)

at AMD

Bengaluru, India13 yrs 8 mos exp
Design VerificationSystem on a ChipWeb Development
Jitendra Shaw

Jitendra Shaw

SOC design verification Engineer

at Intel Corporation

Bengaluru, India20 yrs 4 mos exp
Functional VerificationUniversal Verification Methodology (UVM)System on a Chip (SoC)
Amrik Virdi

Amrik Virdi

Emulation/Prototyping Methodology

at AMD

Delhi, India29 yrs 3 mos exp
EmulationPrototypingFPGA
Rahul Jain

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 5 mos exp
Field-Programmable Gate Arrays (FPGA)Verilog
Shivakumar Agumbe Nagaraj

Shivakumar Agumbe Nagaraj

Staff Engineer

at Qualcomm

Bengaluru, India14 yrs 8 mos exp
SystemVerilogUVMVMM
VJ

Veerendra Jonna

Principal Engineer

at Intel Corporation

Bengaluru, India22 yrs 5 mos exp
Micro-ArchitectureCPU DesignSoC DesignPower ManagementDigital Design