Pooja Raghav

Software Engineer

Ghaziabad, Uttar Pradesh, India1 yr 9 mos experience

Key Highlights

  • Experienced ASIC Design Engineer with a strong VLSI background.
  • Proficient in multiple design tools and methodologies.
  • Internship experience at leading tech companies like Intel and AMD.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and FPGA technologies.

Contact

LinkedIn

Skills

Other Skills

Keil uVisionSilvaco TCADCadence VirtuosoVerilogOrCAD PSpiceLTSpiceMicrosoft PowerPoint

Experience

1 yr 9 mos
Total Experience
11 mos
Average Tenure
10 mos
Current Experience

Synaptics incorporated

ASIC Design Engineer

Jul 2025 – Present · 10 mos · Bengaluru, Karnataka, India

Amd

FPGA Design & Verification Engineer

Jul 2024 – Jun 2025 · 11 mos · Hyderabad, Telangana, India

Intel corporation

FPGA/Emulation Intern

Jul 2023 – Jun 2024 · 11 mos · Bengaluru, Karnataka, India

Bharat electronics limited

Industrial Training

Jun 2018 – Jul 2018 · 1 mo · Ghaziabad, Uttar Pradesh, India

  • Surface Mount Technology

Education

National Institute of Technology Delhi

Master of Technology - MTech — VLSI

Jan 2022 – Jan 2024

Inderprastha Engineering College

Bachelor of Technology - BTech — Electronics and communication

Stackforce found 100+ more professionals with Keil uVision & Silvaco TCAD

Explore similar profiles based on matching skills and experience

Sharwan Kumawat

Sharwan Kumawat

Design Verification Engineer

at Qualcomm

Dhanbad, India5 yrs 9 mos exp
Very-Large-Scale Integration (VLSI)Field-Programmable Gate Arrays (FPGA)
Vallivedu Puniith Reddi

Vallivedu Puniith Reddi

Senior Engineer

at MediaTek

Bengaluru, India1 yr 7 mos exp
SystemVerilogUniversal Verification Methodology (UVM)
Aman Bharti

Aman Bharti

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India9 yrs 10 mos exp
VIKAS PATEL

VIKAS PATEL

Senior Software Engineer(Timing Closure)

at AMD

Dhanbad, India4 yrs 11 mos exp
Hardware Emulation
Rishabh Kapoor

Rishabh Kapoor

Analog Circuit Design Engineer

at Intel Corporation

Kanpur Nagar, India1 yr exp
Analog Circuit DesignAnalog LayoutElectrical Engineering
Ashish Kumar

Ashish Kumar

Lead Design Engineer

at Cadence

Bengaluru, India7 yrs 10 mos exp
Analog LayoutVLSI
Jayprakash Y.

Jayprakash Y.

Sr. Engineer

at MediaTek

Prayagraj, India1 yr 10 mos exp
DIVYA YADAV

DIVYA YADAV

Staff Engineer

at Qualcomm

Uttarakhand, India9 yrs exp
System on a Chip (SoC)VHDL