Ashish Kumar

Product Engineer

Bengaluru, Karnataka, India7 yrs 10 mos experience

Highly Stable

Key Highlights

Lead Design Engineer with extensive VLSI experience.
Expert in Analog Layout and Semiconductor physics.
Proficient in Cadence tools and Static Timing Analysis.

Stackforce AI infers this person is a VLSI Design Engineer with expertise in Analog Layout and Semiconductor technologies.

Contact

Skills

Core Skills

Analog LayoutVlsi

Other Skills

Semiconductor physicsLayout Versus Schematic (LVS)ElectronicsDigital ElectronicsVerilogStatic Timing AnalysisCadenceDesign Rule Checking (DRC)Cadence VirtuosoRF layoutsFinfetMicrosoft WordComputer ArchitectureSilvaco TCADC(Basic)

Experience

7 yrs 10 mos

Total Experience

4 yrs 9 mos

Average Tenure

3 yrs 1 mo

Current Experience

Cadence

2 roles

Lead Design Engineer

Promoted

Jan 2026 – Present · 4 mos · Bengaluru, Karnataka, India

Analog LayoutSemiconductor physicsLayout Versus Schematic (LVS)ElectronicsVLSIDigital Electronics+7

Design engineer ll

Apr 2023 – Jan 2026 · 2 yrs 9 mos · Bengaluru, Karnataka, India

Intel corporation

Analog Layout designer

Jul 2018 – Apr 2023 · 4 yrs 9 mos · Bangalore

Analog LayoutSemiconductor physicsLayout Versus Schematic (LVS)ElectronicsVLSIDigital Electronics+3

Education

Birla Institute of Technology, Mesra

Bachelor of Engineering - BE

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Analog Layout & Vlsi

Explore similar profiles based on matching skills and experience

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs 1 mo exp

Physical DesignStatic Timing Analysis

jagadeesh reddy

Senior Methodology Engineer

at Intel Corporation

Bengaluru, India9 yrs 4 mos exp

Physical DesignMethodology Development

Raghav R

ASIC Digital Design, R&D, Sr. Staff Engineer

at Synopsys Inc

Bengaluru, India11 yrs 9 mos exp

Place & RoutePhysical SynthesisPlace and RouteSignoff

Pratik Desai

Physical Design Engineer

at MediaTek

Bengaluru, India1 yr 5 mos exp

Physical DesignVLSI Design

Aayushya Srivastva

Staff Design Engineer

at Micron Technology

Hyderabad, India8 yrs 7 mos exp

Omkar Marathe

PDK Library QA Lead

at Intel Corporation

Bangalore Urban, India13 yrs 6 mos exp

PDKtechnology file

Sagar D

Senior STA Engineer

at MediaTek

Bengaluru, India2 yrs 8 mos exp

Physical Design

Ankit Bhushan

Senior Analog Design Engineer

at Synopsys Inc

Bengaluru, India2 yrs 10 mos exp

Analog Integrated Circuit DesignCircuit Design