A

Abdur Rakheeb

CTO

Bangalore, Karnataka, India11 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Lead Engineer at a prestigious R&D institute.
  • Expertise in Unified Power Format and Standard Cell design.
  • Strong background in VLSI and semiconductor technologies.
Stackforce AI infers this person is a VLSI and semiconductor design expert.

Contact

LinkedIn

Skills

Core Skills

Unified Power Format (upf)Standard Cell

Other Skills

Place & RouteElectronicsVery-Large-Scale Integration (VLSI)Cadence VirtuosoSemiconductorsCadence EncounterCadence Virtuoso Layout EditorEmbedded SystemsAutomationCadenceSemiconductor IndustrySemiconductor ProcessLayout Versus Schematic (LVS)Design Rule Checking (DRC)Design for Manufacturing

Experience

11 yrs 11 mos
Total Experience
5 yrs 11 mos
Average Tenure
8 yrs 11 mos
Current Experience

Samsung r&d institute india - bangalore private limited

Lead Engineer

Jul 2017 – Present · 8 yrs 10 mos · Bengaluru, Karnataka, India

Standard CellUnified Power Format (UPF)

Sankalp semiconductor pvt ltd

Design Engineer

Jul 2014 – Jul 2017 · 3 yrs · hubli

Standard Cell

Education

B V B College of Engg. & Technology, HUBLI

Bachelor of Engineering (BE)

Jan 2011 – Jan 2014

Stackforce found 100+ more professionals with Unified Power Format (upf) & Standard Cell

Explore similar profiles based on matching skills and experience

Bathula Narendra Reddy

Bathula Narendra Reddy

Member of Technical Staff

at AMD

India10 yrs 2 mos exp
PNRFormal Verification
Bharath Kavuru

Bharath Kavuru

Physical Design Engineer

at MediaTek

West Godavari, India4 yrs 11 mos exp
Physical Design
Mayank Sharma

Mayank Sharma

Senior ASIC engineer

at NVIDIA

Bengaluru, India5 yrs 4 mos exp
Low Power VerificationLow-power Design
Ganga Keralli

Ganga Keralli

Hardware Engineer

at Intel Corporation

Bengaluru, India4 yrs 9 mos exp
Adarsha A

Adarsha A

Senior FPGA R&D Engineer

at Logic Fruit Technologies

Bengaluru, India8 yrs 8 mos exp
Field-Programmable Gate Arrays (FPGA)Documentation
Ritesh Kumar Tiwari

Ritesh Kumar Tiwari

Verification Engineer 2 ( Emulation Engineer )

at Cadence Design Systems

Allahabad, India4 yrs 1 mo exp
Pratiksha Patel

Pratiksha Patel

Senior Design Engineer

at Arm

Bengaluru, India9 yrs 5 mos exp
soc integration
RG

Rajshri Gupta

Silicon design engineer

at AMD

Bengaluru, India7 yrs 11 mos exp