Mayank Sharma

Software Engineer

Bengaluru, Karnataka, India5 yrs 3 mos experience
Highly Stable

Key Highlights

  • Strong academic background from IIT Kharagpur.
  • Expertise in low power design and verification.
  • Passionate about advancements in graphics technology.
Stackforce AI infers this person is a Low Power Design Engineer in the Semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Low Power VerificationLow-power Design

Other Skills

PNRVCLPverdiPower structure insertionPower IntentUnified Power Format (UPF)VerilogRTL DesignPython (Programming Language)

About

Passionate engineer with a strong academic background, holding a Bachelor's degree from JEC Jabalpur and a Master's degree from IIT Kharagpur. Currently contributing to cutting-edge advancements in the field of low power design and verification at NVIDIA Graphics. Excited about pushing the boundaries of technology and making a positive impact in the world of graphics and computing.

Experience

5 yrs 3 mos
Total Experience
5 yrs 3 mos
Average Tenure
5 yrs 3 mos
Current Experience

Nvidia

2 roles

Senior ASIC engineer

Promoted

Jun 2023 – Present · 2 yrs 10 mos

Low Power VerificationLow-power Design

ASIC Engineer

Jan 2021 – Jun 2023 · 2 yrs 5 mos

Low Power VerificationLow-power Design

Education

Indian Institute of Technology, Kharagpur

Master of Technology - MTech — Microelectronics and VLSI design

Jan 2018 – Jan 2020

Jabalpur Engineering College

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Low Power Verification & Low-power Design

Explore similar profiles based on matching skills and experience

Vidhan Singh

Vidhan Singh

Senior Silicon Design Engineer

at AMD

Ayodhya, India5 yrs 8 mos exp
Physical DesignPlace & RouteUnified Power Format (UPF)
Naveen Kanumuri

Naveen Kanumuri

SoC Functional Safety Architect

at Intel Corporation

Noida, India25 yrs 11 mos exp
Ronil Mandavia

Ronil Mandavia

Senior Analyst

at AlphaGrep

Mumbai, India1 yr 9 mos exp
Quantitative Research
SG

Santhosh G

Pre-Si Verification Engineer

at Intel Corporation

Bengaluru, India11 yrs 7 mos exp
Universal Verification Methodology (UVM)System Verilog
Girish Nadig

Girish Nadig

Director of Products | Innovating AI & Surface Touchpoints @ Glance

at Glance

Bangalore, India18 yrs exp
Product ManagementUser ExperienceBusiness StrategyEntrepreneurshipProject Management
Rakesh Madala

Rakesh Madala

Silicon Physical Design Manager

at Google

Bengaluru, India13 yrs 4 mos exp
Akhil Arora

Akhil Arora

Senior Staff Engineer

at Qualcomm

India17 yrs 9 mos exp
SoC VerificationVerification methodologiesVeloce EmulationSystem Verilog Design and VerificationTechnical Support
Murugan A

Murugan A

Engineering Manager

at MediaTek

Bengaluru, India14 yrs 6 mos exp
VerificationPCIe