SK Kalam

Software Engineer

India1 yr 7 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in GPU physical design at Intel.
  • Strong foundation in VLSI and digital IC design.
  • Hands-on experience with Cadence Virtuoso and CMOS technologies.
Stackforce AI infers this person is a VLSI and Digital IC Design specialist in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Physical DesignDigital Ic Design

Other Skills

PNRVery-Large-Scale Integration (VLSI)Static Timing AnalysisClock Tree SynthesisCadence VirtuosoCMOSAnalog Integrated Circuit DesignVerilogArduinoDigital ElectronicsXilinx VivadoC (Programming Language)NI LabVIEWSensorsElectrical Engineering

Experience

1 yr 7 mos
Total Experience
9 mos
Average Tenure
11 mos
Current Experience

Intel

2 roles

GPU Physical Design Engineer

Promoted

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Physical DesignPNRDigital IC DesignVery-Large-Scale Integration (VLSI)Static Timing AnalysisClock Tree Synthesis+3

Physical Design Engineer

May 2024 – May 2025 · 1 yr · Bengaluru, Karnataka, India · On-site

Physical DesignPNRDigital IC DesignVery-Large-Scale Integration (VLSI)Static Timing AnalysisClock Tree Synthesis+3

National institute of technology rourkela

Teaching Assistant

Sep 2023 – May 2024 · 8 mos · Raurkela, Odisha, India · On-site

Education

National Institute of Technology Rourkela

Master of Technology - MTech — Electronics and Communication Engineering

Aug 2023 – Jun 2025

Biju Patnaik University of Technology, Odisha

Bachelor of Technology - BTech — Electrical Engineering

Stackforce found 100+ more professionals with Physical Design & Digital Ic Design

Explore similar profiles based on matching skills and experience

TS

Tanmay Sahu

Physical Design Engineer

at Intel Corporation

Bhopal, India1 yr 11 mos exp
RL

Rushikesh Landge Patil

Physical Design Engineer

at Syntiant Corp.

Bengaluru, India2 yrs 9 mos exp
Very-Large-Scale Integration (VLSI)
Sahil Srivastava

Sahil Srivastava

SoC Design Intern

at Intel Corporation

Delhi, India0 mo exp
DFTElectronic EngineeringDigital Electronics
Soumadeep Das

Soumadeep Das

Silicon Design Engineer

at AMD

Bengaluru, India1 yr 11 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Hareesh Kanneboina.

Hareesh Kanneboina.

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
SynthesisSTA & Timing ECOsConformal LEC
Shruti Srivastava

Shruti Srivastava

Graduate Technical Intern

at Intel Corporation

Noida, India0 mo exp
RTL Design
Pradhi Kumar

Pradhi Kumar

ASIC Engineer

at NVIDIA

Bengaluru, India3 yrs 10 mos exp
Static Timing Analysis
Niranjan Kumar

Niranjan Kumar

Design Evaluation engineer

at Analog Devices

Bengaluru, India8 yrs 3 mos exp
Analog Circuit DesignAnalog Integrated Circuit Design