Ch Vijendra kumar

Software Engineer

Bengaluru, Karnataka, India7 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Digital IC Design and Physical Design.
  • Proficient in Verilog and Synopsys tools.
  • Strong background in ASIC and FPGA development.
Stackforce AI infers this person is a Digital IC Design Engineer with expertise in ASIC and FPGA technologies.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignPhysical Design

Other Skills

VerilogSynopsys toolsApplication-Specific Integrated Circuits (ASIC)Field-Programmable Gate Arrays (FPGA)PerlMatlabCadence VirtuosoTCLModelSimAltera QuartusStatic Timing AnalysisRTL DesignRTL CodingRTL VerificationLogic Synthesis

Experience

7 yrs 3 mos
Total Experience
3 yrs 8 mos
Average Tenure
6 yrs 10 mos
Current Experience

Mediatek

Staff Engineer

Jul 2019 – Present · 6 yrs 10 mos · Bangalore

VerilogSynopsys toolsPhysical DesignApplication-Specific Integrated Circuits (ASIC)Field-Programmable Gate Arrays (FPGA)Perl+11

Institute of silicon systems pvt. ltd.

Physical Design Trainee

Aug 2018 – Jan 2019 · 5 mos

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2016 – Jan 2018

Vardaman College of Engineering

Bachelor of Technology - BTech — Electronics and Communication Engineering (ECE)

Jan 2011 – Jan 2015

Narayana Junior College

Intermediate

Jan 2009 – Jan 2011

Loyola High School

10th standard

Jan 2008 – Jan 2009

Stackforce found 100+ more professionals with Digital Ic Design & Physical Design

Explore similar profiles based on matching skills and experience

TS

Tanmay Sahu

Physical Design Engineer

at Intel Corporation

Bhopal, India1 yr 11 mos exp
RL

Rushikesh Landge Patil

Physical Design Engineer

at Syntiant Corp.

Bengaluru, India2 yrs 9 mos exp
Very-Large-Scale Integration (VLSI)
Sahil Srivastava

Sahil Srivastava

SoC Design Intern

at Intel Corporation

Delhi, India0 mo exp
DFTElectronic EngineeringDigital Electronics
Soumadeep Das

Soumadeep Das

Silicon Design Engineer

at AMD

Bengaluru, India1 yr 11 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Hareesh Kanneboina.

Hareesh Kanneboina.

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
SynthesisSTA & Timing ECOsConformal LEC
Shruti Srivastava

Shruti Srivastava

Graduate Technical Intern

at Intel Corporation

Noida, India0 mo exp
RTL Design
Pradhi Kumar

Pradhi Kumar

ASIC Engineer

at NVIDIA

Bengaluru, India3 yrs 10 mos exp
Static Timing Analysis
Niranjan Kumar

Niranjan Kumar

Design Evaluation engineer

at Analog Devices

Bengaluru, India8 yrs 3 mos exp
Analog Circuit DesignAnalog Integrated Circuit Design