K

Krishnan Sukumar

Director of Engineering

Bengaluru, Karnataka, India18 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 17 years of experience in microprocessor back end design.
  • Expertise in digital and low power design methodologies.
  • Proven track record of driving design improvements.
Stackforce AI infers this person is a seasoned circuit designer specializing in VLSI and microelectronics.

Contact

Skills

Other Skills

VerilogComputer ArchitectureSimulationsDigital Circuit DesignVLSIASICRTL designLogic DesignStatic Timing AnalysisMicroprocessorsSoCFPGAFunctional VerificationModelSimEDA

About

I am a passionate and self-motivated circuit designer with close to 17 years of experience in the back end design of microprocessors, My expertise lies in the areas of digital design and low power design. All along, my focus has been on both execution and innovation. I am a strong proponent of the fact that our designs are as good as we execute them. I strive to find the smallest of opportunities for design improvements and innovations. I have tried to showcase my work at multiple internal and external conferences including DAC, SNUG, CDN Live and Mentor U2U. I have primarily worked on custom designs like the Real Time Clock, Power Supply Monitor, True Random Number Generator and designs for clock distribution. I have also owned a design which was done through the Physical Design (PD) approach. As the owner of custom designs, my key tasks have been: • Formal Equivalence Verification (RTL – Netlist match) • Generation of schematics (gate level design) by understanding the RTL • Analysis of layout’s (Block placement, routing of signals) • Performance Validation – Static Timing Analysis, Noise and Reliability Verification • Electrical analysis - EMIR sign-off • Taking the blocks through to closure during execution for the milestones I also have a keen interest in design methodologies and CAD methodologies and tools. Over the years, I have played a key role in driving the design and CAD methodology for the circuits team. A little more about me ... I am an optimist by nature and a fun loving person. I love to share my ideas and thoughts with my fellow colleagues and believe I am a good team player. I truly believe in the saying "Together, we can achieve more".

Experience

18 yrs 4 mos
Total Experience
6 yrs 1 mo
Average Tenure
12 yrs 10 mos
Current Experience

Amd

4 roles

Design Engineering Manager

Jul 2025Present · 10 mos

Senior Member Of Technical Staff

Promoted

Jul 2021Present · 4 yrs 10 mos

Member Of Technical Staff

Jul 2017Jun 2021 · 3 yrs 11 mos

Senior Design Engineer

May 2013Jun 2017 · 4 yrs 1 mo

Intel corporation

Component Design Engineer

Jul 2009Mar 2013 · 3 yrs 8 mos

  • Worked on the backend design of server micrprocessors

Indian institute of technology, kanpur

Masters Student

Jul 2007May 2009 · 1 yr 10 mos

  • 1) Specialized in the field of VLSI, Microelectronics and Display Technology.
  • 2) Completed my Masters thesis at the Samtel Centre for Display Technologies, IITK under the guidance of Dr SSK Iyer in the field of Organic Electronics.
  • My thesis was titled " Reliability Studies of P3HT: PCBM Organic Solar Cells Fabricated with Calcium - Aluminium and Lithium Fluoride - Aluminium Cathodes"
  • Work published at International Journal of Nanosciences (IJN)

Education

Indian Institute of Technology, Kanpur

Masters

Jan 2007Jan 2009

B. M. S. College of Engineering

BE — Electronics and Communication Engineering

Jan 2002Jan 2006

Stackforce found 100+ more professionals with Verilog & Computer Architecture

Explore similar profiles based on matching skills and experience