Hema Sai Kalluru

Software Engineer

Bengaluru, Karnataka, India8 yrs 5 mos experience

Highly Stable

Key Highlights

Senior Silicon Design Engineer with AMD experience
Expertise in Universal Verification Methodology and SystemVerilog
Strong background in Electrical Engineering and ASIC design

Stackforce AI infers this person is a Silicon Design Engineer with a focus on ASIC and verification methodologies.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Systemverilog

Other Skills

USBElectrical EngineeringPerlC (Programming Language)Python (Programming Language)MatlabAlgorithmsLinuxverilogElectronics

Experience

8 yrs 5 mos

Total Experience

2 yrs 9 mos

Average Tenure

Current Experience

Amd

Senior Silicon Design Engineer

Jul 2023 – Oct 2025 · 2 yrs 3 mos · Hyderabad, Telangana, India · On-site

Universal Verification Methodology (UVM)SystemVerilog

Nvidia

ASIC Engineer

Jun 2020 – Jul 2023 · 3 yrs 1 mo · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)SystemVerilogUSB

Iiit hyderabad

4 roles

Teaching Assistant

Jan 2020 – May 2020 · 4 mos

Teaching Assistant

Aug 2019 – Dec 2019 · 4 mos

Teaching Assistant

Dec 2018 – May 2019 · 5 mos

Teaching Assistant

Aug 2018 – Nov 2018 · 3 mos

Nvidia

Hardware Intern

May 2019 – Jul 2019 · 2 mos · Bengaluru Area, India

Dreamvu inc.

Summer Intern

May 2018 – Jul 2018 · 2 mos

Iiit hyderabad

2 roles

Teaching Assistant

Aug 2017 – Nov 2017 · 3 mos

Researcher

May 2017 – Jun 2020 · 3 yrs 1 mo

Education

International Institute of Information Technology Hyderabad (IIITH)

Master's degree — Electronics and Communications Engineering

Jan 2019 – Jan 2020

International Institute of Information Technology Hyderabad (IIITH)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp

IC PackagingApplication-Specific Integrated Circuits (ASIC)

Ashok Sahoo

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 10 mos exp

UVMSoC VerificationDDR4Verification IP Development

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India8 yrs exp

System on a Chip (SoC)Functional Verification

Abhishek Konale

Design Verification Engineer

at Qualcomm

Mumbai, India6 yrs 6 mos exp

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp

Functional VerificationApplication-Specific Integrated Circuits (ASIC)

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 7 mos exp