toney manakalathil

Engineering Manager

Bengaluru, Karnataka, India16 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced Engineering Manager in semiconductor industry.
  • Expert in Integrated Circuit and Physical Design.
  • Proven track record in runset development.
Stackforce AI infers this person is a Semiconductor Engineering Manager with expertise in Integrated Circuit Design.

Contact

LinkedIn

Skills

Core Skills

Integrated Circuit DesignPhysical Design

Other Skills

ASIC flowphysical design verificationadvance pattern correctionTCLStatic Timing AnalysisEDALow-power DesignVLSITiming ClosureIC

Experience

16 yrs 6 mos
Total Experience
3 yrs 3 mos
Average Tenure
11 yrs
Current Experience

Intel technology india

Engineering Manager

May 2015 – Present · 11 yrs · Bangalore, India

  • Runset Development
Integrated Circuit DesignASIC flowPhysical designphysical design verificationadvance pattern correctionTCL+7

Montalvo systems

CAD

Jul 2007 – Apr 2008 · 9 mos

Cadence design systems

Senior Member of Technical Staff

Sep 2006 – Jun 2007 · 9 mos · Noida Area, India

Intel corporation

Design Engineer,

Feb 2004 – Feb 2006 · 2 yrs · Bangalore

Virage logic

Design Engineer,

Feb 2002 – Feb 2004 · 2 yrs · Noida Area, India

Education

Cochin University of Science and Technology

Jan 1995 – Jan 1999

Stackforce found 100+ more professionals with Integrated Circuit Design & Physical Design

Explore similar profiles based on matching skills and experience

Pradeep Mishra

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp
VLSIMixed Signal
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 2 mos exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
GK

Ganesh Kumar

Senior Principal

at Renesas Electronics

Hyderabad, India26 yrs 11 mos exp
ASICVLSI
VJ

Venugopal Jennarapu

VP of Engineering

at SiliConch Systems

Bengaluru, India21 yrs 7 mos exp
VLSIFunctional Verification
Manav Bansal

Manav Bansal

Staff Engineer

at Qualcomm

Noida, India10 yrs 5 mos exp
KM

Kamlesh Maheshwari

Engineer

at AMD

Bengaluru, India22 yrs 10 mos exp
Functional VerificationVLSI
AT

Ashutosh Tiwari

ASIC Engineering Manager

at Meta

Bengaluru, India26 yrs 4 mos exp
RJ

Ram Reddy J

Senior Member of Technical Staff

at AMD

Hyderabad, India17 yrs exp
EmulationASIC