Jennifer Peter

Software Engineer

Bengaluru, Karnataka, India9 yrs 3 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in ASIC and Integrated Circuit Design.
  • Proficient in multiple programming languages including C and C++.
  • Strong background in VLSI CAD and Analog Circuit Design.
Stackforce AI infers this person is a Silicon Design Engineer with expertise in ASIC and VLSI technologies.

Contact

LinkedIn

Skills

Core Skills

Asic DesignIntegrated Circuit Design

Other Skills

CVerilogElectronicsASICC++Cadence VirtuosoEmbedded SystemsSynopsys toolsVLSI CADAnalog Circuit DesignRTL CodingTCLSimulationsMicroprocessorsPhysical Design

Experience

9 yrs 3 mos
Total Experience
4 yrs 8 mos
Average Tenure
4 yrs 9 mos
Current Experience

Amd

2 roles

Senior Silicon Design Engineer

Promoted

Mar 2022 – Present · 4 yrs 2 mos

CVerilogElectronicsASICC++Cadence Virtuoso+13

Silicon Design Engineer

Jul 2021 – Feb 2022 · 7 mos

Mbit wireless pvt. ltd.

Development Engineer

Jan 2017 – Jul 2021 · 4 yrs 6 mos · Greater Chennai Area

Education

RMK Engineering College

ME — VLSI

Jan 2014 – Jan 2016

Asan Memorial College of Engineering & technology

Bachelor of Engineering (B.E.)

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Asic Design & Integrated Circuit Design

Explore similar profiles based on matching skills and experience

Ved Prakash Gupta

Ved Prakash Gupta

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 9 mos exp
Physical DesignSOC design planning
SB

Sarveswara Rao Bade

Sr Engineering Manager

at MediaTek

Bengaluru, India23 yrs 3 mos exp
Analog Circuit DesignVLSI
Priya Ranjan Gupta

Priya Ranjan Gupta

Principal Member of Technical Staff

at AMD

Noida, India21 yrs 10 mos exp
Pallavi Deshmukh

Pallavi Deshmukh

Senior Engineer

at MediaTek

Bengaluru, India11 yrs exp
ASICVLSIPhysical Design
Ravi Kiran

Ravi Kiran

SOC logic design engineer

at Intel Corporation

Hyderabad, India21 yrs 1 mo exp
ASICVLSI
Vipul Lengade

Vipul Lengade

Principal Engineer

at Synopsys Inc

Bangalore Rural, India12 yrs 3 mos exp
AS

abhinav srivastava

Gpu design engineer

at Intel Corporation

Folsom, United States19 yrs 6 mos exp
RP

RamachandraRao Parise

SrStaff Eng/Mgr

at Qualcomm

Bengaluru, India14 yrs 10 mos exp
Static Timing AnalysisTiming ClosurePhysical DesignLow Power Design