vijayalakshmi.M muthyala

Software Engineer

Bengaluru, Karnataka, India9 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 4+ years in VLSI design verification
  • Expertise in DDR and Amba protocols
  • Currently enhancing SOC verification processes
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in SOC verification and protocol compliance.

Contact

LinkedIn

Skills

Core Skills

VerificationSoc Verification

Other Skills

Verification based on UVMSystem VerilogDDR protocolsAmba protocolsUSB2.0 protocol

About

Myself Vijayalakshmi having 4+ years of experience as Design Verification Engineer in VLSI industry . having hands on experience on DDR(lpddr4,lpddr5), Amba protocols(ahb,apb) and USB2.0 protocol. presently working on SOC verification.

Experience

9 yrs 6 mos
Total Experience
8 yrs 9 mos
Average Tenure
9 yrs 6 mos
Current Experience

Samsung r&d institute india - bangalore private limited

Senior Verification Engineer

Jul 2018 – Present · 7 yrs 11 mos · doddanekkundi

  • working as Soc level verification engineer
Verification based on UVMSystem VerilogDDR protocolsAmba protocolsUSB2.0 protocolVerification+1

Eximius design

project intern

Dec 2016 – Present · 9 yrs 6 mos · Bangaon, West Bengal, India

Education

Kuvempu University, Shankaraghatta, Shimoga

Master's degree — MSc Electronics

Jan 2012 – Jan 2013

Stackforce found 100+ more professionals with Verification & Soc Verification

Explore similar profiles based on matching skills and experience

Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Prakash Mishra (प्रकाश मिश्रा)

Prakash Mishra (प्रकाश मिश्रा)

Staff Engineer

at Synopsys Inc

Hyderabad, India7 yrs 11 mos exp
Analog Circuit DesignLow-power Design
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Amit Ranjan

Amit Ranjan

Senior Research And Development Engineer

at Tejas Networks

Nalanda, India8 yrs 10 mos exp
Hardware EngineeringElectronics Hardware Design
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design