Naresh Goyal

Software Engineer

Bengaluru, Karnataka, India7 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in semiconductor design and verification.
  • Proficient in multiple programming languages including Java and C++.
  • Strong educational background in Electronics and Communications Engineering.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in verification methodologies.

Contact

LinkedIn

Skills

Core Skills

VerilogSystemverilog

Other Skills

Digital ElectronicsC++Core JavaUVMCSemiconductorsHTMLMySQLVHDLOVMPerlVery-Large-Scale Integration (VLSI)Functional VerificationAMBAAMBA AHB

About

Experienced Professional with a demonstrated history of working in the semiconductors industry. Skilled in Core Java, Verilog, SystemVerilog, UVM, C and C++. Strong engineering professional with B.tech focused in Electronics and Communications Engineering from Jaypee Institute of Information Technology, Noida.

Experience

7 yrs 2 mos
Total Experience
2 yrs 4 mos
Average Tenure
3 yrs 10 mos
Current Experience

Amd

Senior Silicon Design Engineer

Aug 2022 – Present · 3 yrs 10 mos · Bengaluru, Karnataka, India · On-site

Digital ElectronicsVerilogC++Core JavaSystemVerilogUVM+2

Synopsys inc

R & D Engineer II at Synopsys

Mar 2021 – Aug 2022 · 1 yr 5 mos · India · On-site

Mobiveil inc.

Design Verification Engineer

Apr 2019 – Mar 2021 · 1 yr 11 mos · India

Xilinx

Verification Engineer

Apr 2018 – Apr 2019 · 1 yr · Greater Hyderabad Area

Education

Jaypee Institute of Information Technology, Noida

B.tech — Electronics and Communications Engineering

Jan 2012 – Jan 2016

Mata Punna Devi D.A.V. Public School

XII — SCIENCE

Jan 2010 – Jan 2011

SWETT ARYA HIGHSCHOOL

X

Jan 2008 – Jan 2009

Stackforce found 100+ more professionals with Verilog & Systemverilog

Explore similar profiles based on matching skills and experience

Chethan Laxminarayana

Chethan Laxminarayana

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs 8 mos exp
Shreya S

Shreya S

Silicon Design Engineer 2

at AMD

Bengaluru, India11 mos exp
Static Timing AnalysisPhysical Design
Siddamreddy Sudhakar Reddy

Siddamreddy Sudhakar Reddy

Design Verification Engineer

at MediaTek

Kurnool, India5 yrs 2 mos exp
Universal Verification Methodology (UVM)Digital ElectronicsSAP Business Warehouse (SAP BW)Advanced Business Application Programming (ABAP)
Vishwa Patel

Vishwa Patel

DFT Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
DFTUniversal Verification Methodology (UVM)
AC

Amlan Chakrabarti

PMTS Design Engineer

at AMD

Bengaluru, India28 yrs 5 mos exp
Functional VerificationMixed Signal
Vignesha B

Vignesha B

Sr Tapeout Engineer

at GlobalFoundries

Mangaluru, India2 yrs 10 mos exp
Physical DesignPhysical Verification
Dileep Nalamati

Dileep Nalamati

Digital Verification

at NXP Semiconductors

Hyderabad, India10 yrs 2 mos exp
Digital Verification
RP

Ramesh Patgar

Associate staff engineer

at Samsung Semiconductor

Bangalore, India0 mo exp