Jainendra Singh

Product Manager

Bengaluru, Karnataka, India15 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Over 13 years of experience in VLSI industry.
  • Expert in memory compiler design and silicon validation.
  • Proficient in silicon debugging for memory issues.
Stackforce AI infers this person is a VLSI design expert with a focus on memory architecture.

Contact

LinkedIn

Skills

Core Skills

Memory Compiler DesignVlsi

Other Skills

SRAM silicon debugging and validationSimulationsASICElectronicsVLSI DesignSimulationVHDLIntegrated Circuit DesignDigital DesignCompilersCMOSEDA

About

13+ years of experience in VLSI industry. - Experience in embedded memory compiler design, silicon validation, simulations & verification. - Hands on silicon debugging for memory issues.

Experience

15 yrs 11 mos
Total Experience
7 yrs 11 mos
Average Tenure
13 yrs 7 mos
Current Experience

Nxp semiconductors

Senior Principal Engineer

Nov 2012 – Present · 13 yrs 6 mos · Bengaluru Area, India

  • Memory Design Engineer
Memory Compiler DesignSRAM silicon debugging and validationVLSISimulationsASICElectronics+8

Qualcomm

Engineer

Jul 2010 – Nov 2012 · 2 yrs 4 mos

  • Memory designer

Education

Indian School of Business

Product management

Aug 2022 – Dec 2022

Indian Institute of Technology, Bombay

M.Tech — Micro-electronics

Jan 2007 – Jan 2010

Motivational Pathway

B.Tech — Electronics and Instrumentation

Jan 2002 – Jan 2006

BNSD

XII Std — Junior High/Intermediate/Middle School Education and Teaching

Jan 1999 – Jan 2001

Stackforce found 100+ more professionals with Memory Compiler Design & Vlsi

Explore similar profiles based on matching skills and experience

Rachit Dave

Rachit Dave

Senior Member of Technical Staff

at AMD

Bengaluru, India10 yrs 11 mos exp
Integrated Circuit DesignCPU ArchitectureMemory ArchitectureVLSI Design
Gopi Reddy Venkata Subba Reddy

Gopi Reddy Venkata Subba Reddy

Memory Design Engineer

at Broadcom Inc.

Bengaluru, India14 yrs 5 mos exp
Memory DesignCMOS
Sandeep Khurana

Sandeep Khurana

Physical Design Project Manager

at Qualcomm

Bengaluru, India29 yrs 2 mos exp
SoC ImplementationDesign VerificationEmulationProject ManagementMemory Design
Vinod Singh

Vinod Singh

Sr.Executive (Signal & Telecom)

at DFCCIL

Kharagpur, India5 yrs 9 mos exp
Railway SignalingTelecommunication
Reshma Bhagat

Reshma Bhagat

Senior Engineer - ASIC Verification

at Micron Technology

Bengaluru, India3 yrs 4 mos exp
ASIC VerificationHigh Bandwidth Memory (HBM)
Parul Chauhan

Parul Chauhan

R&D Engineering,Manager

at Synopsys Ind pvt ltd

Noida, India12 yrs 6 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 4 mos exp
Functional Verification
Kiran Vudugu

Kiran Vudugu

Member of Technical Staff

at AMD

Hyderabad, India10 yrs 6 mos exp