Basant Kumar

Software Engineer

Bengaluru, Karnataka, India8 yrs 4 mos experience
Highly Stable

Key Highlights

  • Expert in DFT and Static Timing Analysis.
  • Proficient in FPGA design and prototyping.
  • Strong background in VLSI and Microelectronics.
Stackforce AI infers this person is a DFT and VLSI expert in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

DftStatic Timing Analysis

Other Skills

Joint Test Action Group (JTAG)Automatic Test Pattern Generation (ATPG)TCLVerilogFPGA prototypingXilinxField-Programmable Gate Arrays (FPGA)Very-Large-Scale Integration (VLSI)Computer-Aided Design (CAD)ResearchXilinx VivadoMatlabSimulinkCMicrosoft Word

About

DFT Engineer

Experience

8 yrs 4 mos
Total Experience
2 yrs 11 mos
Average Tenure
2 yrs 6 mos
Current Experience

Cisco

Application Specific Integrated Circuit Engineer

Mar 2026 – Present · 3 mos

Intel corporation

DFT Engineer

Dec 2023 – Present · 2 yrs 6 mos · Bengaluru, Karnataka, India · Hybrid

Qualcomm

2 roles

Senior Engineer

Dec 2021 – Dec 2023 · 2 yrs

Joint Test Action Group (JTAG)DFTAutomatic Test Pattern Generation (ATPG)TCLStatic Timing Analysis

Engineer

Dec 2019 – Dec 2021 · 2 yrs

Joint Test Action Group (JTAG)DFTAutomatic Test Pattern Generation (ATPG)TCLStatic Timing Analysis

Univlabs

FPGA Internship Trainee

Oct 2019 – Dec 2019 · 2 mos · New Delhi Area, India

Joint Test Action Group (JTAG)DFTStatic Timing Analysis

Indian institute of technology (indian school of mines), dhanbad

Research Scholar

Jul 2017 – May 2019 · 1 yr 10 mos · Dhanbad

Joint Test Action Group (JTAG)DFTStatic Timing Analysis

Vizag steel plant

Summer Intern

May 2015 – Jun 2015 · 1 mo · Vishakhapatnam Area, India

  • One month Industrial visit in Visakhapatnam Steel Plant (RINL), on topic SCADA (Supervisory
  • Control And Data Acquisition).

Education

Indian Institute of Technology (Indian School of Mines), Dhanbad

Master's degree — Microelectronics and VLSI(Very Large Scal Integration)

Jan 2017 – Jan 2019

National Institute Of Technology Sikkim

Graduate — Electronics and Communications Engineering

Jan 2012 – Jan 2016

Jawahar Navodaya Vidyalaya (JNV) Rothak

Higher Secondary School Certificate — Elementary Education and Teaching

Jan 2010 – Jan 2011

Jawahar Navodaya Vidyalaya (JNV) Rothak

Secondary School — Elementary Education and Teaching

Jan 2008 – Jan 2009

Stackforce found 100+ more professionals with Dft & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Shashidhar Kondaguli

Shashidhar Kondaguli

ASIC Physical Design Engineer

at Wipro

Bengaluru, India8 yrs exp
Very-Large-Scale Integration (VLSI)
Anand Kudari

Anand Kudari

Director of Engineering

at Qualcomm

Bangalore, India28 yrs 3 mos exp
Electrical EngineeringPower ManagementAnalog Circuit Design
madhavan r

madhavan r

Product Engineer

at Siemens EDA (Siemens Digital Industries Software)

Tamil Nadu, India9 yrs 2 mos exp
SoC designVLSI
RR

Raghavendra R

Principal SOC Verification Engineer

at Microsoft

Bengaluru, India16 yrs 6 mos exp
Functional VerificationFPGA ValidationSOC VerificationUVMPower Management Verification
utpal barman

utpal barman

Director Of Engineering

at Qualcomm

Bengaluru, India24 yrs 10 mos exp
RB

Rama Narendra kumar Boddu

Senior Staff Engineer/Manager

at Qualcomm

Bengaluru, India16 yrs 2 mos exp
Low Power DesignPower AnalysisFront-End ImplementationTiming Analysis
Kishan Gopal

Kishan Gopal

Staff Engineer

at Qualcomm

Delhi, India8 yrs 9 mos exp
Priyanka Mavuri

Priyanka Mavuri

Member of Technical Staff

at AMD

Bengaluru, India10 yrs 3 mos exp