BHARAT KUMAR

Product Engineer

Andhra Pradesh, India5 yrs 2 mos experience

Most Likely To Switch

Key Highlights

Expertise in VLSI and Embedded Systems
Proficient in Verification Engineering methodologies
Strong background in Digital Logic Design

Stackforce AI infers this person is a VLSI and Embedded Systems Verification Engineer.

Contact

Skills

Core Skills

Verification Engineering

Other Skills

SystemVerilogVerilogUniversal Verification Methodology (UVM)SVORANUniversal Asynchronous Receiver/Transmitter (UART)I2CSPIPCIeAXIQuestaSimvcs verdixceliumC (Programming Language)Very-Large-Scale Integration (VLSI)

About

Actively looking for full-time jobs in the field of VLSI, Embedded systems, Digital logic design, and Electronics & communication domain. I'm looking for immediate placements.

Experience

5 yrs 2 mos

Total Experience

1 yr 9 mos

Average Tenure

2 yrs 1 mo

Current Experience

Cadence

Design Verification Engineer

May 2024 – Present · 2 yrs 1 mo · Bengaluru, Karnataka, India · On-site

Tejas networks

Design Verification Engineer

Feb 2023 – Mar 2024 · 1 yr 1 mo · Bengaluru, Karnataka, India · On-site

Universal Verification Methodology (UVM)SVVerification Engineering

Amd

SOC verification Engineer

Dec 2022 – Dec 2023 · 1 yr · Bengaluru, Karnataka, India · On-site

Universal Verification Methodology (UVM)SystemVerilogVerification Engineering

Raiton semiconductor pvt ltd

Verification Engineer

Mar 2021 – Apr 2024 · 3 yrs 1 mo · Bengaluru, Karnataka, India · On-site

SystemVerilogVerilogVerification Engineering

Education

ABV-Indian Institute of Information Technology and Management

Master of Technology - MTech — VLSI and embedded systems

Jan 2018 – Jan 2020

Guru Ghasidas University

Bachelor of Technology - BTech

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Verification Engineering

Explore similar profiles based on matching skills and experience

Omprakash Kodeti

Cyber Security Analyst

at Uber

Hyderabad, India7 yrs 1 mo exp

Cyber Security RiskCyber DefenseIncident ResponseThreat Detection

Parmjot Singh

Physical Design Manager

at Microchip Technology Inc.

Bengaluru, India20 yrs 1 mo exp

Chip level floorplanningpower planningAnalog custom layout

Aadil Bashir

Physical Design Engineer

at 3rdiTech Inc.

Bangalore Urban, India3 yrs 9 mos exp

Physical DesignFPGA & HDL

Vishwanatha Basavaraja

Techinical Lead and Manager

at Google

Bengaluru, India22 yrs 8 mos exp

Mubarak Zhad

Strategic Business Executive

at Synopsys Inc

Karnataka, India25 yrs 1 mo exp

ASIC/SoC DesignProject Management

Ramgo Yallapragada

Lead. Pushing AI Boundaries!

at Marvell Technology

Bengaluru, India27 yrs exp

Parul Bahuguna

Principal Member of Technical Staff

at SmartSoC Solutions Pvt Ltd

Hyderabad, India10 yrs 9 mos exp

Arnab Saha

Senior Lead Engineer

at Cadence

6 yrs 3 mos exp

High-Speed SerDesAnalog Integrated Circuit DesignMixed-Signal IC Design