Shantharam R

Software Engineer

Bengaluru, Karnataka, India10 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI design and physical design methodologies.
  • Proficient in Static Timing Analysis and related tools.
  • Strong programming skills in Python and Verilog.
Stackforce AI infers this person is a VLSI design engineer with expertise in physical design and timing analysis.

Contact

LinkedIn

Skills

Other Skills

vlsiphysical deStatic Timing AnalysisICCTCLPythonVerilogC

Experience

10 yrs 10 mos
Total Experience
4 yrs 8 mos
Average Tenure
1 yr 6 mos
Current Experience

Arm

Staff Engineer

Dec 2024 – Present · 1 yr 6 mos · Bengaluru, Karnataka, India

Qualcomm

2 roles

Senior Lead Engineer

Promoted

Jan 2022 – Dec 2024 · 2 yrs 11 mos

Sr Engineer

Jun 2019 – Jan 2022 · 2 yrs 7 mos

Intel corporation

2 roles

Digital Design Engineer

Jul 2016 – May 2019 · 2 yrs 10 mos

Engineering Intern

Jun 2015 – Jun 2016 · 1 yr

Education

National Institute of Technology Karnataka

Master's degree — VLSI Design

Jan 2014 – Jan 2016

Jain (Deemed-to-be University)

Bachelor of Engineering - BE — Electronics and Communication Engineering

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with vlsi & physical de

Explore similar profiles based on matching skills and experience

DEEPAK KUMAR

DEEPAK KUMAR

Principal Engineer

at Arm

Bengaluru, India13 yrs 3 mos exp
Design VerificationHardware DesignSystem-Level VerificationValidationElectrical Design
Basavaraj Hiremath.

Basavaraj Hiremath.

Silicon Engineer ( SRAM Memory - Layout)

at Meta

Bengaluru, India16 yrs 4 mos exp
Memory LayoutCompiler Development
Rohit Jain

Rohit Jain

Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
FPGASilicon ValidationUSB3.0UVM
Palutla Akhil

Palutla Akhil

Chipset Power Engineer

at Qualcomm

Hyderabad, India3 yrs 3 mos exp
PDKSimulationsMixed-Signal IC DesignSystemVerilogRTL Design
Abhishek N Nair

Abhishek N Nair

Risk Analyst

at Revolut

Bengaluru, India10 yrs 1 mo exp
Risk AnalysisRisk Management
Prabhat Kumar Srivastava

Prabhat Kumar Srivastava

Senior Engineer

at Silicon Labs

India6 yrs exp
Firmware developmentEmbedded SystemsProtocol validation
Shashidhar Kondaguli

Shashidhar Kondaguli

ASIC Physical Design Engineer

at Wipro

Bengaluru, India8 yrs exp
Very-Large-Scale Integration (VLSI)
Shivendra Singh

Shivendra Singh

Lead Design Engineer

at Cadence Design Systems

Bengaluru, India8 yrs 10 mos exp
Analog Circuit DesignMixed-Signal IC DesignCircuit Design