R V Ratnam Naidu Yalla — Co-Founder
Successfully done tapeouts in 28nm and 16nm tech nodes. currently working on 7nm node. Part of multiple successful tapeouts. Worked on all technical aspects of Physical design (PnR, PV, STA). Good in scripting and methodology. Leading team and training/mentoring young engineers.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and project management.
Location: Bengaluru, Karnataka, India
Experience: 14 yrs 10 mos
Skills
- Physical Design
- Project Management
Career Highlights
- Expert in Physical Design across multiple tech nodes.
- Successfully led teams and mentored junior engineers.
- Proven track record in Static Timing Analysis and project management.
Work Experience
Fabic design solutions Pvt Ltd
Co-Founder (6 yrs 9 mos)
Juniper Networks
ASIC Engineer 3 (1 yr 5 mos)
Synapse Design Inc.
Technical Lead (3 yrs 1 mo)
Soctronics (AMD-ODC)
P&R Engineer (3 yrs 1 mo)
veda iit
Engineering Trainee (6 mos)
Education
PGDiploma in VLSI at VEDA INSTITUTE OF INFORMATION TECHNOLOGY PRIVATE LIMITED
B.Tech at GOKUL INSTITUTE OF TECHNOLOGY AND SCIENCES, PIRIDI, BOBBILI, AP PIN- 535558 (CC-H9)