G

G Rajath Kumar

CEO

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Strong foundation in VLSI and ASIC design.
  • Proficient in Verilog and Static Timing Analysis.
  • Education from JSS Academy of Technical Education.
Stackforce AI infers this person is a VLSI design engineer with a focus on ASIC development.

Contact

Skills

Other Skills

Application-Specific Integrated Circuits (ASIC)TimingStatic Timing AnalysisVery-Large-Scale Integration (VLSI)HardwareVerilogIntegrated Circuits (IC)

Education

JSS Academy Of Technical Education Karnataka

Aug 2019Aug 2023

JSS Academy Of Technical Education Karnataka

Bachelor of Engineering - BE — Electronics and communication

Jan 2019Present

Stackforce found 100+ more professionals with Application-Specific Integrated Circuits (ASIC) & Timing

Explore similar profiles based on matching skills and experience