J

Jose Paul V

Software Engineer

Paravur, Kerala, India4 mos experience

Key Highlights

Achieved AIR 203 in GATE 2026.
Hands-on experience in PDK development at Synopsys.
Strong foundation in Electronics and Communication Engineering.

Stackforce AI infers this person is a Semiconductor Engineering Intern with a focus on PDK development.

Contact

Skills

Core Skills

Pdk Development

Other Skills

Custom compilerVery-Large-Scale Integration (VLSI)Design Rule Checking (DRC)Layout DesignApplication-Specific Integrated Circuits (ASIC)Analog SemiconductorsTcl-TkPython (Programming Language)ScriptingDebuggingCommunicationShell ScriptingTCLElectronic EngineeringMicrosoft PowerPoint

About

Technical Intern (PDK) at Synopsys | Graduated from Model Engineering College with BTech in Electronics and Communication.

Experience

4 mos

Total Experience

--

Average Tenure

--

Current Experience

Synopsys inc

2 roles

Solutions Engineer

Feb 2025 – Jul 2025 · 5 mos · Hyderabad · On-site

Technical Intern

Feb 2024 – Feb 2025 · 1 yr · Hyderabad · On-site

Developing PDKs. Worked on 40nm, 110nm, 130nm and 180nm technology for DBH and Global Foundry.

PDK DevelopmentCustom compiler

Education

Model Engineering College

Bachelor of Technology - BTech

Jan 2020 – May 2024

Rajagiri Public School Kalamassery

General Education — Mathematics and Computer Science

Jun 2006 – Apr 2020

Stackforce found 17 more professionals with Pdk Development

Explore similar profiles based on matching skills and experience

Sowmya Nagaraj

Technical Lead

at • Wafer Space Semiconductor Technologies Pvt. Ltd. (Google)

Bengaluru, India11 yrs 10 mos exp

AutomationDFTCircuit DesignValidationCAD

Raushan Kumar

Component Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 9 mos exp

Physical DesignPDK AutomationQuality AssurancePhysical VerificationDesign Automation

Suryasish Dey

HW Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 11 mos exp

Memory designCircuit DesignCircuit Analysis

Vikas Aryan

Senior CAD Engineer (Integrated Photonics Solution)

at Intel Corporation

Bengaluru, India13 yrs 11 mos exp

EDAPhysical Verification

Samson Hruday Chinta

CPU Physical Design Automation Intern

at Intel Corporation

2 yrs 5 mos exp

Physical DesignVLSI CAD

Andrea Armanino

Executive Operations | Office of the CFO, Gusto

at Gusto

San Francisco, United States11 yrs 8 mos exp

INDRAKUMAR POLISETTY

Principal Engineer

at Micron Technology

Hyderabad, India19 yrs 9 mos exp

PDK DevelopmentAnalogPhysical Design

Shubham Aggarwal

Software development Engineer 3

at Google

Hyderabad, India8 yrs 11 mos exp

Cloud ComputingLinuxEngineering Leadership