ipshita sarkar

Software Engineer

Noida, Uttar Pradesh, India5 yrs 4 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in RTL Design and Verification.
  • Strong background in USB3/USB4 technology.
  • Prolific blogger on IC Design concepts.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL design and verification.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignVerificationSoc Verification

Other Skills

VHDLPerlPython (Programming Language)TableauSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)RTL VerificationUSBUniversal Verification Methodology (UVM)Synopsys toolsLinuxTCLVerilogSystemVerilogVery-Large-Scale Integration (VLSI)

About

Experienced Design Engineer . Skilled in Verilog, System Verilog, UVM, Digital Circuit Design,. Strong professional with a Master of Science - MS in Integrated Circuit Design from Technical University of Munich. Started Blogging regarding simple concepts of IC Design. Feel free to read from given link below- https://icdesignconcept.blogspot.com/

Experience

5 yrs 4 mos
Total Experience
1 yr 9 mos
Average Tenure
2 yrs 11 mos
Current Experience

Synopsys inc

2 roles

Asic Digital Design Staff Engineer

Promoted

Dec 2024 – Present · 1 yr 6 mos · Noida, Uttar Pradesh, India · Hybrid

ASIC Digital Design Engineer- Sr Engineer

Jul 2023 – Dec 2024 · 1 yr 5 mos · Noida, Uttar Pradesh, India · Hybrid

  • working on pcs layer verification of USB3/USB4

Ftdi chip

IC Design Engineer

Jun 2021 – Jun 2023 · 2 yrs · Singapore

  • Doing RTL Design and Verification
  • Performed Design Fix ECO
  • Performed post layout formality check
VHDLPerlRTL DesignVerification

Infineon technologies

Intern

Jul 2020 – Apr 2021 · 9 mos · Singapore

  • SOC Verification intern
Python (Programming Language)TableauSOC Verification

Space applications centre, isro

Project Trainee

Jan 2019 – Jun 2019 · 5 mos · India

VHDL

Mentor graphics

Internship Trainee

May 2018 – Jul 2018 · 2 mos · India

Education

Nanyang Technological University Singapore

Master of Science - MS — Integrated Circuit Design

Jan 2019 – Jan 2021

Technical University of Munich

Master of Science - MS — Integrated Circuit Design

Jan 2019 – Jan 2021

Manipal University Jaipur

Bachelor of Technology - BTech — electronics and communication engineering

Jan 2015 – Jan 2019

Stackforce found 100+ more professionals with Rtl Design & Verification

Explore similar profiles based on matching skills and experience

KT

Karan Tiwari

Senior Member of Technical Staff

at Siemens Digital Industries Software

Kanpur, India1 yr 10 mos exp
UCIe Verification IPUCIeAXIFunctional Verification
VB

Vipin Bhatt

Lead Application Engineer (Emulation & Prototyping)

at Cadence

Bengaluru, India12 yrs 4 mos exp
FPGA Prototyping & EmulationVLSI DesignElectronics and Communication
TY

Tushar Yadav

ASIC Digital Design Engineer

at Synopsys Inc

Delhi, India4 yrs 1 mo exp
SystemVerilogVerilog
RK

Ranjith Kumar

Staff Application Engineer

at Synopsys Inc

Bengaluru, India4 yrs 8 mos exp
Low-power DesignUnified Power Format (UPF)
IK

Indhu Kalaga

Design Verification Intern

at QualSoC Technological Pvt Ltd

Vizianagaram, India1 yr 4 mos exp
VerilogSystemVerilogUVM
VR

Venkateswara Reddy

Analog Layout Design Sr engineer

at Synopsys Inc

India4 yrs 4 mos exp
Analog LayoutLayout Design
HS

HARIPRASAD R SAMPANGIRI

Sr Application Engineer - Library Design

at Cadence Design Systems

Bengaluru, India3 yrs 2 mos exp
Library DesignVLSILibrary CharacterizationAnalog DesignDesign Verification
SS

Surya Prakash Surepally

Engineer

at Qualcomm

Hyderabad, India6 yrs 4 mos exp
System on a Chip (SoC)FPGA prototypingTest Automation FrameworkEvent ManagementTeam Management